About the Execution of LoLA for PhaseVariation-PT-D02CS100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.203 | 1102956.00 | 2368685.00 | 6414.70 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408600306.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PhaseVariation-PT-D02CS100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408600306
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 484K
-rw-r--r-- 1 mcc users 8.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.5K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.3K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.5K Apr 11 20:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 55K Apr 11 20:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 17K Apr 11 20:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 97K Apr 11 20:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 9 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 61K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2024-00
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2024-01
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2024-02
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2024-03
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2024-04
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2024-05
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2024-06
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2024-07
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2024-08
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2024-09
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2024-10
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2024-11
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2023-12
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2023-13
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2023-14
FORMULA_NAME PhaseVariation-PT-D02CS100-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717161945375
BK_STOP 1717163048331
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 PhaseVariation-PT-D02CS100-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 55 (type EQUN) for 18 PhaseVariation-PT-D02CS100-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 18 PhaseVariation-PT-D02CS100-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EQUN) for PhaseVariation-PT-D02CS100-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for PhaseVariation-PT-D02CS100-CTLFireability-2024-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/211 2/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 352355 m, 70471 m/sec, 8493494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/211 3/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 505383 m, 30605 m/sec, 14079246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/211 3/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 566428 m, 12209 m/sec, 17958701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/211 3/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 626994 m, 12113 m/sec, 21811930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 25/211 3/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 684924 m, 11586 m/sec, 25638469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 30/211 4/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 744091 m, 11833 m/sec, 29471130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 35/211 4/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 802587 m, 11699 m/sec, 33333824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 40/211 4/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 863750 m, 12232 m/sec, 37219218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 45/211 4/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 949974 m, 17244 m/sec, 41412043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 50/211 5/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 1057171 m, 21439 m/sec, 46052155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 55/211 5/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 1162119 m, 20989 m/sec, 50699726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 60/211 6/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 1266649 m, 20906 m/sec, 55375001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 65/211 6/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 1373784 m, 21427 m/sec, 60167703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 70/211 7/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 1491007 m, 23444 m/sec, 65034266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 75/211 7/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 1604324 m, 22663 m/sec, 69776267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 80/211 8/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 1712582 m, 21651 m/sec, 74511308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 85/211 8/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 1817613 m, 21006 m/sec, 79198965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 90/211 8/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 1922762 m, 21029 m/sec, 83879311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 95/211 9/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 2029855 m, 21418 m/sec, 88681744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 100/211 9/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 2138839 m, 21796 m/sec, 93511928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 105/211 10/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 2260476 m, 24327 m/sec, 98342151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 110/211 10/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 2371967 m, 22298 m/sec, 103159027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 115/211 11/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 2478333 m, 21273 m/sec, 107903061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 120/211 11/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 2585349 m, 21403 m/sec, 112658809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 125/211 11/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 2691587 m, 21247 m/sec, 117386337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 130/211 12/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 2798809 m, 21444 m/sec, 122175470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 135/211 12/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 2907362 m, 21710 m/sec, 127031933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 140/211 13/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 3020408 m, 22609 m/sec, 131959992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 145/211 13/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 3142614 m, 24441 m/sec, 136814501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 150/211 14/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 3250529 m, 21583 m/sec, 141536920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 155/211 14/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 3356632 m, 21220 m/sec, 146241024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 160/211 15/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 3462412 m, 21156 m/sec, 150941295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 165/211 15/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 3567565 m, 21030 m/sec, 155635339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 170/211 15/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 3671873 m, 20861 m/sec, 160296071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 175/211 16/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 3777879 m, 21201 m/sec, 165026934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 180/211 16/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 3884657 m, 21355 m/sec, 169799245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 185/211 17/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 3991642 m, 21397 m/sec, 174602103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 190/211 17/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 4113660 m, 24403 m/sec, 179457466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 195/211 18/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 4225737 m, 22415 m/sec, 184171058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 200/211 18/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 4331730 m, 21198 m/sec, 188863393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 205/211 18/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 4436935 m, 21041 m/sec, 193543188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 210/211 19/2000 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 4541599 m, 20932 m/sec, 198209319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for PhaseVariation-PT-D02CS100-CTLFireability-2024-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 PhaseVariation-PT-D02CS100-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 PhaseVariation-PT-D02CS100-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 3385 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/3385 2/5 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 340150 m, -840289 m/sec, 8152169 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 5/211 2/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 358705 m, 71741 m/sec, 9049913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/3385 3/5 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 499057 m, 31781 m/sec, 13717298 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 10/199 3/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 653234 m, 58905 m/sec, 17923139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/3385 3/5 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 558292 m, 11847 m/sec, 17400277 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 15/199 4/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 930577 m, 55468 m/sec, 26678807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/3385 3/5 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 615049 m, 11351 m/sec, 21067872 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 20/199 5/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 1182180 m, 50320 m/sec, 35117109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 25/3385 3/5 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 671851 m, 11360 m/sec, 24738144 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 25/199 6/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 1427645 m, 49093 m/sec, 43618194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 30/3385 3/5 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 727177 m, 11065 m/sec, 28384676 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 30/199 7/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 1688394 m, 52149 m/sec, 52072808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 35/3385 4/5 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 783265 m, 11217 m/sec, 32084047 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 35/199 8/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 1914392 m, 45199 m/sec, 60126681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 40/3385 4/5 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 839980 m, 11343 m/sec, 35824871 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 40/199 9/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 2144711 m, 46063 m/sec, 68343485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 45/3385 4/5 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 904437 m, 12891 m/sec, 39566613 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 45/199 10/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 2391500 m, 49357 m/sec, 76419765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 50/3385 5/5 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 1010370 m, 21186 m/sec, 44019064 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 50/199 11/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 2609262 m, 43552 m/sec, 84237005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 55/3385 5/5 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 1111219 m, 20169 m/sec, 48445511 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 55/199 12/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 2825774 m, 43302 m/sec, 92192199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 60/3385 5/5 PhaseVariation-PT-D02CS100-CTLFireability-2024-01 1210985 m, 19953 m/sec, 52862636 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 60/199 13/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 3057701 m, 46385 m/sec, 100389537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for PhaseVariation-PT-D02CS100-CTLFireability-2024-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 65/199 14/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 3294724 m, 47404 m/sec, 108353851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 70/211 15/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 3507429 m, 42541 m/sec, 116107531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 75/211 15/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 3716155 m, 41745 m/sec, 123841253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 80/211 16/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 3929357 m, 42640 m/sec, 131818382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 85/211 17/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 4174738 m, 49076 m/sec, 139992643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 90/211 18/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 4396419 m, 44336 m/sec, 147919627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 95/211 19/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 4604582 m, 41632 m/sec, 155677942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 100/211 20/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 4808569 m, 40797 m/sec, 163281856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 105/211 21/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 5019290 m, 42144 m/sec, 171217398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 110/211 22/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 5246970 m, 45536 m/sec, 179298648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 115/211 22/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 5480946 m, 46795 m/sec, 187259334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 120/211 23/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 5690219 m, 41854 m/sec, 195023851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 125/211 24/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 5893318 m, 40619 m/sec, 202702533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 130/211 25/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 6095188 m, 40374 m/sec, 210337402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 135/211 26/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 6303313 m, 41625 m/sec, 218211134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 140/211 27/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 6524441 m, 44225 m/sec, 226190740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 145/211 28/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 6756071 m, 46326 m/sec, 233995919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 150/211 28/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 6957800 m, 40345 m/sec, 241481523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 155/211 29/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 7155902 m, 39620 m/sec, 248914634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 160/211 30/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 7348058 m, 38431 m/sec, 256275029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 165/211 31/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 7543226 m, 39033 m/sec, 263672313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 170/211 32/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 7739456 m, 39246 m/sec, 271193263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 175/211 32/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 7956519 m, 43412 m/sec, 279049202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 180/211 33/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 8196275 m, 47951 m/sec, 287081853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 185/211 34/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 8399126 m, 40570 m/sec, 294679684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 190/211 35/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 8603633 m, 40901 m/sec, 302375266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 195/211 36/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 8802407 m, 39754 m/sec, 309946685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 200/211 37/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 8997790 m, 39076 m/sec, 317447475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 205/211 37/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 9200226 m, 40487 m/sec, 325241268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 210/211 38/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 9402898 m, 40534 m/sec, 333038944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 50 (type EXCL) for PhaseVariation-PT-D02CS100-CTLFireability-2023-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 PhaseVariation-PT-D02CS100-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 PhaseVariation-PT-D02CS100-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 3170 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 5/211 3/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 615877 m, 123175 m/sec, 8059291 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 5/3170 2/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 345774 m, -1811424 m/sec, 8661664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 10/211 5/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 1137077 m, 104240 m/sec, 15957057 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 10/198 3/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 632908 m, 57426 m/sec, 17259233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 15/211 7/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 1673508 m, 107286 m/sec, 24009930 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 15/198 4/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 893722 m, 52162 m/sec, 25643153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 20/211 9/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 2153486 m, 95995 m/sec, 31675735 t fired, .
[[35mlola[0m][.] 50 CTL EXCL 20/198 5/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-15 1145396 m, 50334 m/sec, 33876605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 50 (type EXCL) for PhaseVariation-PT-D02CS100-CTLFireability-2023-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 25/211 11/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 2678868 m, 105076 m/sec, 39737926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 30/211 13/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 3178467 m, 99919 m/sec, 47733144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 35/211 15/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 3649174 m, 94141 m/sec, 55447335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 40/211 17/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 4131499 m, 96465 m/sec, 63357623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 45/211 20/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 4668753 m, 107450 m/sec, 71610160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 50/211 21/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 5149887 m, 96226 m/sec, 79519634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 55/211 23/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 5614960 m, 93014 m/sec, 87255359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 60/211 25/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 6091431 m, 95294 m/sec, 95179252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 65/211 27/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 6607287 m, 103171 m/sec, 103187648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 70/211 29/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 7074407 m, 93424 m/sec, 110822081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 75/211 31/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 7525434 m, 90205 m/sec, 118344634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 80/211 33/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 7966319 m, 88177 m/sec, 125710102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 85/211 35/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 8412432 m, 89222 m/sec, 133209026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 90/211 37/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 8858493 m, 89212 m/sec, 140780453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 95/211 39/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 9377906 m, 103882 m/sec, 148653052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 100/211 41/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 9834139 m, 91246 m/sec, 156219677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 105/211 42/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 10277889 m, 88750 m/sec, 163704454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 110/211 44/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 10714295 m, 87281 m/sec, 171065324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 115/211 46/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 11154275 m, 87996 m/sec, 178479126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 120/211 48/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 11590558 m, 87256 m/sec, 185905317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 125/211 50/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 12066413 m, 95171 m/sec, 193525293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 130/211 52/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 12555515 m, 97820 m/sec, 201244051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 135/211 53/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 12992684 m, 87433 m/sec, 208556515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 140/211 55/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 13425152 m, 86493 m/sec, 215859673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 145/211 57/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 13853909 m, 85751 m/sec, 223097448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 150/211 59/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 14271072 m, 83432 m/sec, 230203554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 155/211 60/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 14706220 m, 87029 m/sec, 237625103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 160/211 62/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 15137583 m, 86272 m/sec, 244976501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 165/211 64/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 15641422 m, 100767 m/sec, 252673533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 170/211 66/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 16118532 m, 95422 m/sec, 260504691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 175/211 68/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 16561975 m, 88688 m/sec, 267989321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 180/211 70/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 17004786 m, 88562 m/sec, 275477043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 185/211 71/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 17437382 m, 86519 m/sec, 282868897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 190/211 73/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 17859406 m, 84404 m/sec, 290074061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 195/211 75/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 18299666 m, 88052 m/sec, 297595507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 200/211 77/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 18733718 m, 86810 m/sec, 305003377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 205/211 79/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 19184559 m, 90168 m/sec, 312556062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 210/211 81/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 19689734 m, 101035 m/sec, 320207756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 47 (type EXCL) for PhaseVariation-PT-D02CS100-CTLFireability-2023-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 PhaseVariation-PT-D02CS100-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 PhaseVariation-PT-D02CS100-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 2955 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 5/211 2/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 426098 m, 85219 m/sec, 8610073 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 5/2955 3/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 632582 m, -3811430 m/sec, 8308466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 10/211 2/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 433425 m, 1465 m/sec, 17164205 t fired, .
[[35mlola[0m][.] 47 CTL EXCL 10/197 5/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-14 1152213 m, 103926 m/sec, 16193504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 47 (type EXCL) for PhaseVariation-PT-D02CS100-CTLFireability-2023-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 15/211 2/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 433783 m, 71 m/sec, 26171846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 20/211 3/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 727149 m, 58673 m/sec, 34783814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 25/211 4/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 869947 m, 28559 m/sec, 43246313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 30/211 4/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 872854 m, 581 m/sec, 51468602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 35/211 4/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 872854 m, 0 m/sec, 59904147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 40/211 4/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 996016 m, 24632 m/sec, 68494445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 45/211 6/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 1278431 m, 56483 m/sec, 76610277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 50/211 6/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 1452355 m, 34784 m/sec, 84927033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 55/211 6/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 1455588 m, 646 m/sec, 92835473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 60/211 6/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 1457020 m, 286 m/sec, 101207623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 65/211 6/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 1457020 m, 0 m/sec, 109379882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 70/211 6/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 1458827 m, 361 m/sec, 117871442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 75/211 7/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 1693122 m, 46859 m/sec, 126132144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 80/211 8/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 1949637 m, 51303 m/sec, 134091734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 85/211 9/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 2178202 m, 45713 m/sec, 142358287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 90/211 9/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 2181988 m, 757 m/sec, 150306423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 95/211 9/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 2184136 m, 429 m/sec, 158215089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 100/211 9/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 2184852 m, 143 m/sec, 166476683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 105/211 9/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 2184852 m, 0 m/sec, 174569860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 110/211 9/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 2184852 m, 0 m/sec, 182677798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 115/211 9/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 2234373 m, 9904 m/sec, 190896536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 120/211 11/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 2493698 m, 51865 m/sec, 199074074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 125/211 11/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 2734314 m, 48123 m/sec, 206914922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 130/211 12/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 2982330 m, 49603 m/sec, 215091415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 135/211 13/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 3051137 m, 13761 m/sec, 223239300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 140/211 13/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 3053439 m, 460 m/sec, 231063518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 145/211 13/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 3054879 m, 288 m/sec, 238975701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 150/211 13/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 3055595 m, 143 m/sec, 247263873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 155/211 13/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 3055595 m, 0 m/sec, 255396929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 160/211 13/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 3055595 m, 0 m/sec, 263423194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 165/211 13/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 3055595 m, 0 m/sec, 271675923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 170/211 13/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 3180847 m, 25050 m/sec, 279946473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 175/211 14/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 3419250 m, 47680 m/sec, 287832405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 180/211 15/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 3646346 m, 45419 m/sec, 295475496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 185/211 16/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 3876205 m, 45971 m/sec, 303263047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 190/211 17/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 4062644 m, 37287 m/sec, 311275562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 195/211 17/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 4065284 m, 528 m/sec, 318994278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 200/211 17/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 4067074 m, 358 m/sec, 326531822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 205/211 17/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 4068506 m, 286 m/sec, 334138115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 210/211 17/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 4069222 m, 143 m/sec, 342047471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 44 (type EXCL) for PhaseVariation-PT-D02CS100-CTLFireability-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 PhaseVariation-PT-D02CS100-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 PhaseVariation-PT-D02CS100-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 2740 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 5/210 2/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 287853 m, 57570 m/sec, 7979744 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 5/2740 2/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 425856 m, -728673 m/sec, 8542308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 10/210 3/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 526608 m, 47751 m/sec, 15673182 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 10/195 2/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 433425 m, 1513 m/sec, 17011155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 15/210 3/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 737489 m, 42176 m/sec, 22993510 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 15/195 2/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 433783 m, 71 m/sec, 25439897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 20/210 4/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 958137 m, 44129 m/sec, 30187605 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 20/195 3/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 678672 m, 48977 m/sec, 33569744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 25/210 5/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 1175971 m, 43566 m/sec, 37296511 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 25/195 4/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 868558 m, 37977 m/sec, 41457004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 30/210 6/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 1381340 m, 41073 m/sec, 44160181 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 30/195 4/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 872496 m, 787 m/sec, 49215196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 35/210 7/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 1607777 m, 45287 m/sec, 51334547 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 35/195 4/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 872854 m, 71 m/sec, 57258111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 40/210 8/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 1820125 m, 42469 m/sec, 58403897 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 40/195 4/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 892475 m, 3924 m/sec, 65337381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 45/210 9/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 2045752 m, 45125 m/sec, 65396396 t fired, .
[[35mlola[0m][.] 44 CTL EXCL 45/195 5/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-13 1160208 m, 53546 m/sec, 73194390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 44 (type EXCL) for PhaseVariation-PT-D02CS100-CTLFireability-2023-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 50/210 10/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 2255429 m, 41935 m/sec, 72300682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 55/210 11/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 2490400 m, 46994 m/sec, 79515663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 60/210 11/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 2704912 m, 42902 m/sec, 86465127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 65/210 12/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 2937250 m, 46467 m/sec, 93543975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 70/210 13/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 3144436 m, 41437 m/sec, 100164554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 75/210 14/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 3362487 m, 43610 m/sec, 106872540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 80/210 15/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 3581861 m, 43874 m/sec, 113671757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 85/210 16/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 3795207 m, 42669 m/sec, 120515812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 90/210 17/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 4026555 m, 46269 m/sec, 127344927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 95/210 18/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 4241751 m, 43039 m/sec, 134122564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 100/210 19/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 4473535 m, 46356 m/sec, 141064934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 105/210 19/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 4690347 m, 43362 m/sec, 147743074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 110/210 20/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 4904075 m, 42745 m/sec, 154476299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 115/210 21/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 5137851 m, 46755 m/sec, 161273345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 120/210 22/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 5350687 m, 42567 m/sec, 167875076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 125/210 23/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 5563438 m, 42550 m/sec, 174554128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 130/210 24/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 5805529 m, 48418 m/sec, 181488841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 135/210 25/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 6027917 m, 44477 m/sec, 188393586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 140/210 26/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 6257685 m, 45953 m/sec, 195429067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 145/210 27/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 6496607 m, 47784 m/sec, 202314906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 150/210 28/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 6703181 m, 41314 m/sec, 208673011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 155/210 28/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 6912438 m, 41851 m/sec, 215144806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 160/210 29/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 7140827 m, 45677 m/sec, 221594844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 165/210 30/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 7346556 m, 41145 m/sec, 227884637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 170/210 31/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 7551261 m, 40941 m/sec, 234211057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 175/210 32/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 7780650 m, 45877 m/sec, 240674587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 180/210 33/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 7987364 m, 41342 m/sec, 246887852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 185/210 34/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 8189948 m, 40516 m/sec, 253109881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 190/210 34/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 8404942 m, 42998 m/sec, 259459324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 195/210 35/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 8627532 m, 44518 m/sec, 265826261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 200/210 36/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 8835052 m, 41504 m/sec, 272133838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 205/210 37/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 9042573 m, 41504 m/sec, 278477559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 210/210 38/2000 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 9274285 m, 46342 m/sec, 284933909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 41 (type EXCL) for PhaseVariation-PT-D02CS100-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 PhaseVariation-PT-D02CS100-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 PhaseVariation-PT-D02CS100-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 2525 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for PhaseVariation-PT-D02CS100-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 756
[[35mlola[0m][I] fired transitions : 1193
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 5/210 2/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 290393 m, -1796778 m/sec, 8060516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 10/210 3/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 527343 m, 47390 m/sec, 15699511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 15/210 3/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 731289 m, 40789 m/sec, 22799059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 21/210 4/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 795532 m, 12848 m/sec, 24745048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPhaseVariation-PT-D02CS100-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-06: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PhaseVariation-PT-D02CS100-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 27/210 4/5 PhaseVariation-PT-D02CS100-CTLFireability-2023-12 804498 m, 1793 m/sec, 25016136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PhaseVariation-PT-D02CS100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PhaseVariation-PT-D02CS100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408600306"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PhaseVariation-PT-D02CS100.tgz
mv PhaseVariation-PT-D02CS100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;