About the Execution of LoLA for Peterson-PT-7
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16208.655 | 3207359.00 | 5506132.00 | 12905.10 | ?FF?F??F????TT?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408600292.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Peterson-PT-7, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408600292
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 9.8M
-rw-r--r-- 1 mcc users 264K Apr 12 03:18 CTLCardinality.txt
-rw-r--r-- 1 mcc users 1.1M Apr 12 03:18 CTLCardinality.xml
-rw-r--r-- 1 mcc users 183K Apr 12 03:02 CTLFireability.txt
-rw-r--r-- 1 mcc users 831K Apr 12 03:02 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 72K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 218K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 156K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 517K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 378K Apr 12 04:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 1.4M Apr 12 04:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 617K Apr 12 04:09 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 2.8M Apr 12 04:09 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 27K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 58K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 1.3M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Peterson-PT-7-LTLFireability-00
FORMULA_NAME Peterson-PT-7-LTLFireability-01
FORMULA_NAME Peterson-PT-7-LTLFireability-02
FORMULA_NAME Peterson-PT-7-LTLFireability-03
FORMULA_NAME Peterson-PT-7-LTLFireability-04
FORMULA_NAME Peterson-PT-7-LTLFireability-05
FORMULA_NAME Peterson-PT-7-LTLFireability-06
FORMULA_NAME Peterson-PT-7-LTLFireability-07
FORMULA_NAME Peterson-PT-7-LTLFireability-08
FORMULA_NAME Peterson-PT-7-LTLFireability-09
FORMULA_NAME Peterson-PT-7-LTLFireability-10
FORMULA_NAME Peterson-PT-7-LTLFireability-11
FORMULA_NAME Peterson-PT-7-LTLFireability-12
FORMULA_NAME Peterson-PT-7-LTLFireability-13
FORMULA_NAME Peterson-PT-7-LTLFireability-14
FORMULA_NAME Peterson-PT-7-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717154911511
FORMULA Peterson-PT-7-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-7-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-7-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-7-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-7-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-7-LTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-7-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717158118870
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 16 Peterson-PT-7-LTLFireability-04
[[35mlola[0m][I] time limit : 123 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for Peterson-PT-7-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 47
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 Peterson-PT-7-LTLFireability-01
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for Peterson-PT-7-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 29 Peterson-PT-7-LTLFireability-07
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for Peterson-PT-7-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 47
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 Peterson-PT-7-LTLFireability-13
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for Peterson-PT-7-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 Peterson-PT-7-LTLFireability-02
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for Peterson-PT-7-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 37
[[35mlola[0m][I] fired transitions : 37
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 Peterson-PT-7-LTLFireability-12
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for Peterson-PT-7-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type CNST) for 45 Peterson-PT-7-LTLFireability-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 48 (type CNST) for Peterson-PT-7-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 Peterson-PT-7-LTLFireability-09
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 61 Peterson-PT-7-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 61 Peterson-PT-7-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for Peterson-PT-7-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for Peterson-PT-7-LTLFireability-15 (obsolete)
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for Peterson-PT-7-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1/399 1/2000 Peterson-PT-7-LTLFireability-09 65067 m, 13013 m/sec, 114115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 6/399 5/2000 Peterson-PT-7-LTLFireability-09 380479 m, 63082 m/sec, 658944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 11/399 9/2000 Peterson-PT-7-LTLFireability-09 681269 m, 60158 m/sec, 1208093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 16/399 12/2000 Peterson-PT-7-LTLFireability-09 975324 m, 58811 m/sec, 1756272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 21/399 15/2000 Peterson-PT-7-LTLFireability-09 1260161 m, 56967 m/sec, 2306757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 26/399 19/2000 Peterson-PT-7-LTLFireability-09 1534197 m, 54807 m/sec, 2854499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 31/399 22/2000 Peterson-PT-7-LTLFireability-09 1798895 m, 52939 m/sec, 3414019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 36/399 25/2000 Peterson-PT-7-LTLFireability-09 2064457 m, 53112 m/sec, 3970111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 41/399 28/2000 Peterson-PT-7-LTLFireability-09 2320863 m, 51281 m/sec, 4530438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 46/399 31/2000 Peterson-PT-7-LTLFireability-09 2580888 m, 52005 m/sec, 5102881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 51/399 34/2000 Peterson-PT-7-LTLFireability-09 2840593 m, 51941 m/sec, 5684567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 56/399 37/2000 Peterson-PT-7-LTLFireability-09 3092266 m, 50334 m/sec, 6268362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 61/399 40/2000 Peterson-PT-7-LTLFireability-09 3341783 m, 49903 m/sec, 6853579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 66/399 42/2000 Peterson-PT-7-LTLFireability-09 3580856 m, 47814 m/sec, 7414689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 71/399 45/2000 Peterson-PT-7-LTLFireability-09 3814628 m, 46754 m/sec, 7977988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 76/399 48/2000 Peterson-PT-7-LTLFireability-09 4040606 m, 45195 m/sec, 8545328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 81/399 50/2000 Peterson-PT-7-LTLFireability-09 4265110 m, 44900 m/sec, 9112265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 86/399 53/2000 Peterson-PT-7-LTLFireability-09 4484137 m, 43805 m/sec, 9682301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 91/399 55/2000 Peterson-PT-7-LTLFireability-09 4706473 m, 44467 m/sec, 10249697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 96/399 57/2000 Peterson-PT-7-LTLFireability-09 4920335 m, 42772 m/sec, 10819045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 101/399 60/2000 Peterson-PT-7-LTLFireability-09 5134120 m, 42757 m/sec, 11387915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 106/399 62/2000 Peterson-PT-7-LTLFireability-09 5345984 m, 42372 m/sec, 11956608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 111/399 65/2000 Peterson-PT-7-LTLFireability-09 5554918 m, 41786 m/sec, 12525707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 116/399 67/2000 Peterson-PT-7-LTLFireability-09 5755822 m, 40180 m/sec, 13099044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 121/399 68/2000 Peterson-PT-7-LTLFireability-09 5877670 m, 24369 m/sec, 13715395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 126/399 69/2000 Peterson-PT-7-LTLFireability-09 5956051 m, 15676 m/sec, 14358720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 132/399 69/2000 Peterson-PT-7-LTLFireability-09 6035693 m, 15928 m/sec, 15009672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 137/399 70/2000 Peterson-PT-7-LTLFireability-09 6114886 m, 15838 m/sec, 15684518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 142/399 71/2000 Peterson-PT-7-LTLFireability-09 6196878 m, 16398 m/sec, 16355722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 147/399 72/2000 Peterson-PT-7-LTLFireability-09 6278755 m, 16375 m/sec, 17006573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 152/399 73/2000 Peterson-PT-7-LTLFireability-09 6361663 m, 16581 m/sec, 17655362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 157/399 73/2000 Peterson-PT-7-LTLFireability-09 6439103 m, 15488 m/sec, 18316645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 162/399 74/2000 Peterson-PT-7-LTLFireability-09 6516563 m, 15492 m/sec, 18943852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 167/399 75/2000 Peterson-PT-7-LTLFireability-09 6604247 m, 17536 m/sec, 19587719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 172/399 76/2000 Peterson-PT-7-LTLFireability-09 6677370 m, 14624 m/sec, 20243262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 177/399 77/2000 Peterson-PT-7-LTLFireability-09 6771987 m, 18923 m/sec, 20895685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 182/399 78/2000 Peterson-PT-7-LTLFireability-09 6845018 m, 14606 m/sec, 21545805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 187/399 79/2000 Peterson-PT-7-LTLFireability-09 6927095 m, 16415 m/sec, 22219242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 192/399 80/2000 Peterson-PT-7-LTLFireability-09 7004033 m, 15387 m/sec, 22876605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 197/399 81/2000 Peterson-PT-7-LTLFireability-09 7083068 m, 15807 m/sec, 23506570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 202/399 82/2000 Peterson-PT-7-LTLFireability-09 7165554 m, 16497 m/sec, 24098693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 207/399 83/2000 Peterson-PT-7-LTLFireability-09 7245041 m, 15897 m/sec, 24698922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 212/399 84/2000 Peterson-PT-7-LTLFireability-09 7314082 m, 13808 m/sec, 25298571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 217/399 85/2000 Peterson-PT-7-LTLFireability-09 7387438 m, 14671 m/sec, 25925632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 222/399 86/2000 Peterson-PT-7-LTLFireability-09 7470451 m, 16602 m/sec, 26609671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 227/399 87/2000 Peterson-PT-7-LTLFireability-09 7547976 m, 15505 m/sec, 27206359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 232/399 88/2000 Peterson-PT-7-LTLFireability-09 7629793 m, 16363 m/sec, 27844226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 237/399 89/2000 Peterson-PT-7-LTLFireability-09 7703370 m, 14715 m/sec, 28424336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 242/399 90/2000 Peterson-PT-7-LTLFireability-09 7775124 m, 14350 m/sec, 29022105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 247/399 91/2000 Peterson-PT-7-LTLFireability-09 7874385 m, 19852 m/sec, 29658651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 252/399 91/2000 Peterson-PT-7-LTLFireability-09 7938008 m, 12724 m/sec, 30318195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 257/399 92/2000 Peterson-PT-7-LTLFireability-09 8015026 m, 15403 m/sec, 30955355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 262/399 92/2000 Peterson-PT-7-LTLFireability-09 8094254 m, 15845 m/sec, 31574436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 267/399 93/2000 Peterson-PT-7-LTLFireability-09 8182397 m, 17628 m/sec, 32241549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 272/399 94/2000 Peterson-PT-7-LTLFireability-09 8261588 m, 15838 m/sec, 32929382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 277/399 95/2000 Peterson-PT-7-LTLFireability-09 8346862 m, 17054 m/sec, 33597901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 282/399 97/2000 Peterson-PT-7-LTLFireability-09 8431133 m, 16854 m/sec, 34243807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 287/399 98/2000 Peterson-PT-7-LTLFireability-09 8504309 m, 14635 m/sec, 34835938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 292/399 98/2000 Peterson-PT-7-LTLFireability-09 8570612 m, 13260 m/sec, 35414683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 297/399 99/2000 Peterson-PT-7-LTLFireability-09 8665902 m, 19058 m/sec, 35990503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 302/399 100/2000 Peterson-PT-7-LTLFireability-09 8721386 m, 11096 m/sec, 36571419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 307/399 100/2000 Peterson-PT-7-LTLFireability-09 8796837 m, 15090 m/sec, 37207321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 312/399 101/2000 Peterson-PT-7-LTLFireability-09 8876105 m, 15853 m/sec, 37857455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 317/399 102/2000 Peterson-PT-7-LTLFireability-09 8965623 m, 17903 m/sec, 38506971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 322/399 103/2000 Peterson-PT-7-LTLFireability-09 9047037 m, 16282 m/sec, 39187839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 327/399 104/2000 Peterson-PT-7-LTLFireability-09 9127373 m, 16067 m/sec, 39840092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 332/399 105/2000 Peterson-PT-7-LTLFireability-09 9212205 m, 16966 m/sec, 40488654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 337/399 106/2000 Peterson-PT-7-LTLFireability-09 9291857 m, 15930 m/sec, 41147881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 342/399 107/2000 Peterson-PT-7-LTLFireability-09 9376466 m, 16921 m/sec, 41857816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 347/399 108/2000 Peterson-PT-7-LTLFireability-09 9464157 m, 17538 m/sec, 42557634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 352/399 109/2000 Peterson-PT-7-LTLFireability-09 9550734 m, 17315 m/sec, 43246475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 357/399 110/2000 Peterson-PT-7-LTLFireability-09 9641154 m, 18084 m/sec, 43940290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 362/399 111/2000 Peterson-PT-7-LTLFireability-09 9723107 m, 16390 m/sec, 44631394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 367/399 112/2000 Peterson-PT-7-LTLFireability-09 9808625 m, 17103 m/sec, 45319907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 372/399 113/2000 Peterson-PT-7-LTLFireability-09 9894154 m, 17105 m/sec, 45999230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 377/399 114/2000 Peterson-PT-7-LTLFireability-09 9986576 m, 18484 m/sec, 46684459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 382/399 115/2000 Peterson-PT-7-LTLFireability-09 10070215 m, 16727 m/sec, 47385906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 387/399 116/2000 Peterson-PT-7-LTLFireability-09 10155778 m, 17112 m/sec, 48085532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 392/399 117/2000 Peterson-PT-7-LTLFireability-09 10242010 m, 17246 m/sec, 48780911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 397/399 118/2000 Peterson-PT-7-LTLFireability-09 10328088 m, 17215 m/sec, 49465355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 40 (type EXCL) for Peterson-PT-7-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 Peterson-PT-7-LTLFireability-14
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 Peterson-PT-7-LTLFireability-09
[[35mlola[0m][I] time limit : 3193 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 5/3193 4/5 Peterson-PT-7-LTLFireability-09 297083 m, -2006201 m/sec, 511351 t fired, .
[[35mlola[0m][.] 59 LTL EXCL 5/399 4/2000 Peterson-PT-7-LTLFireability-14 330263 m, 66052 m/sec, 576901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 40 (type EXCL) for Peterson-PT-7-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 10/354 8/2000 Peterson-PT-7-LTLFireability-14 650765 m, 64100 m/sec, 1149930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 15/399 12/2000 Peterson-PT-7-LTLFireability-14 958529 m, 61552 m/sec, 1723362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 20/399 15/2000 Peterson-PT-7-LTLFireability-14 1254171 m, 59128 m/sec, 2293498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 25/399 19/2000 Peterson-PT-7-LTLFireability-14 1539295 m, 57024 m/sec, 2866679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 30/399 22/2000 Peterson-PT-7-LTLFireability-14 1814196 m, 54980 m/sec, 3445992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 35/399 25/2000 Peterson-PT-7-LTLFireability-14 2087346 m, 54630 m/sec, 4021504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 40/399 28/2000 Peterson-PT-7-LTLFireability-14 2351566 m, 52844 m/sec, 4599995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 45/399 31/2000 Peterson-PT-7-LTLFireability-14 2615888 m, 52864 m/sec, 5180582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 50/399 34/2000 Peterson-PT-7-LTLFireability-14 2874902 m, 51802 m/sec, 5763739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 55/399 37/2000 Peterson-PT-7-LTLFireability-14 3125968 m, 50213 m/sec, 6348315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 60/399 40/2000 Peterson-PT-7-LTLFireability-14 3374507 m, 49707 m/sec, 6929683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 65/399 43/2000 Peterson-PT-7-LTLFireability-14 3621411 m, 49380 m/sec, 7511171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 70/399 46/2000 Peterson-PT-7-LTLFireability-14 3861925 m, 48102 m/sec, 8095080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 75/399 48/2000 Peterson-PT-7-LTLFireability-14 4078857 m, 43386 m/sec, 8641750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 80/399 51/2000 Peterson-PT-7-LTLFireability-14 4310207 m, 46270 m/sec, 9227431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 85/399 53/2000 Peterson-PT-7-LTLFireability-14 4537240 m, 45406 m/sec, 9817826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 90/399 56/2000 Peterson-PT-7-LTLFireability-14 4764299 m, 45411 m/sec, 10404915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 95/399 58/2000 Peterson-PT-7-LTLFireability-14 4986698 m, 44479 m/sec, 10995227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 100/399 61/2000 Peterson-PT-7-LTLFireability-14 5206303 m, 43921 m/sec, 11582711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 105/399 63/2000 Peterson-PT-7-LTLFireability-14 5425817 m, 43902 m/sec, 12171851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 110/399 65/2000 Peterson-PT-7-LTLFireability-14 5639582 m, 42753 m/sec, 12762568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 115/399 67/2000 Peterson-PT-7-LTLFireability-14 5816301 m, 35343 m/sec, 13378006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 120/399 68/2000 Peterson-PT-7-LTLFireability-14 5917936 m, 20327 m/sec, 14037552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 125/399 69/2000 Peterson-PT-7-LTLFireability-14 6005390 m, 17490 m/sec, 14721580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 130/399 70/2000 Peterson-PT-7-LTLFireability-14 6088201 m, 16562 m/sec, 15413855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 135/399 71/2000 Peterson-PT-7-LTLFireability-14 6169521 m, 16264 m/sec, 16111270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 140/399 72/2000 Peterson-PT-7-LTLFireability-14 6253035 m, 16702 m/sec, 16803206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 145/399 72/2000 Peterson-PT-7-LTLFireability-14 6335921 m, 16577 m/sec, 17487595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 150/399 73/2000 Peterson-PT-7-LTLFireability-14 6422520 m, 17319 m/sec, 18182351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 155/399 74/2000 Peterson-PT-7-LTLFireability-14 6505181 m, 16532 m/sec, 18854603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 160/399 75/2000 Peterson-PT-7-LTLFireability-14 6604156 m, 19795 m/sec, 19529199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 165/399 76/2000 Peterson-PT-7-LTLFireability-14 6677353 m, 14639 m/sec, 20224435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 170/399 77/2000 Peterson-PT-7-LTLFireability-14 6776524 m, 19834 m/sec, 20911263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 175/399 78/2000 Peterson-PT-7-LTLFireability-14 6846479 m, 13991 m/sec, 21564616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 180/399 79/2000 Peterson-PT-7-LTLFireability-14 6927123 m, 16128 m/sec, 22250051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 185/399 80/2000 Peterson-PT-7-LTLFireability-14 7011596 m, 16894 m/sec, 22938190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 190/399 81/2000 Peterson-PT-7-LTLFireability-14 7103566 m, 18394 m/sec, 23624702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 195/399 82/2000 Peterson-PT-7-LTLFireability-14 7192216 m, 17730 m/sec, 24295184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 200/399 83/2000 Peterson-PT-7-LTLFireability-14 7280136 m, 17584 m/sec, 24957784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 205/399 84/2000 Peterson-PT-7-LTLFireability-14 7352018 m, 14376 m/sec, 25642331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 210/399 85/2000 Peterson-PT-7-LTLFireability-14 7436440 m, 16884 m/sec, 26330016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 215/399 87/2000 Peterson-PT-7-LTLFireability-14 7520803 m, 16872 m/sec, 27010527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 220/399 88/2000 Peterson-PT-7-LTLFireability-14 7613947 m, 18628 m/sec, 27675702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 225/399 89/2000 Peterson-PT-7-LTLFireability-14 7690921 m, 15394 m/sec, 28353125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 230/399 90/2000 Peterson-PT-7-LTLFireability-14 7776933 m, 17202 m/sec, 29030886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 235/399 91/2000 Peterson-PT-7-LTLFireability-14 7876445 m, 19902 m/sec, 29697757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 240/399 91/2000 Peterson-PT-7-LTLFireability-14 7945181 m, 13747 m/sec, 30382010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 245/399 92/2000 Peterson-PT-7-LTLFireability-14 8029938 m, 16951 m/sec, 31054558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 250/399 93/2000 Peterson-PT-7-LTLFireability-14 8119057 m, 17823 m/sec, 31708550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 255/399 94/2000 Peterson-PT-7-LTLFireability-14 8201085 m, 16405 m/sec, 32396375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 260/399 95/2000 Peterson-PT-7-LTLFireability-14 8283617 m, 16506 m/sec, 33086596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 265/399 96/2000 Peterson-PT-7-LTLFireability-14 8365129 m, 16302 m/sec, 33757334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 270/399 97/2000 Peterson-PT-7-LTLFireability-14 8457261 m, 18426 m/sec, 34451412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 275/399 98/2000 Peterson-PT-7-LTLFireability-14 8539581 m, 16464 m/sec, 35155561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 280/399 99/2000 Peterson-PT-7-LTLFireability-14 8623994 m, 16882 m/sec, 35841077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 285/399 100/2000 Peterson-PT-7-LTLFireability-14 8712528 m, 17706 m/sec, 36494050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 290/399 100/2000 Peterson-PT-7-LTLFireability-14 8791062 m, 15706 m/sec, 37163538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 295/399 101/2000 Peterson-PT-7-LTLFireability-14 8874276 m, 16642 m/sec, 37813887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 300/399 102/2000 Peterson-PT-7-LTLFireability-14 8960644 m, 17273 m/sec, 38482256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 305/399 103/2000 Peterson-PT-7-LTLFireability-14 9043579 m, 16587 m/sec, 39169914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 310/399 104/2000 Peterson-PT-7-LTLFireability-14 9127384 m, 16761 m/sec, 39847962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 315/399 105/2000 Peterson-PT-7-LTLFireability-14 9215258 m, 17574 m/sec, 40530490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 320/399 106/2000 Peterson-PT-7-LTLFireability-14 9301236 m, 17195 m/sec, 41226808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 325/399 107/2000 Peterson-PT-7-LTLFireability-14 9387451 m, 17243 m/sec, 41925366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 330/399 108/2000 Peterson-PT-7-LTLFireability-14 9472332 m, 16976 m/sec, 42619324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 335/399 109/2000 Peterson-PT-7-LTLFireability-14 9557851 m, 17103 m/sec, 43301338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 340/399 110/2000 Peterson-PT-7-LTLFireability-14 9644188 m, 17267 m/sec, 43995290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 345/399 111/2000 Peterson-PT-7-LTLFireability-14 9729087 m, 16979 m/sec, 44681772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 350/399 112/2000 Peterson-PT-7-LTLFireability-14 9814000 m, 16982 m/sec, 45363559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 355/399 113/2000 Peterson-PT-7-LTLFireability-14 9897602 m, 16720 m/sec, 46033184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 360/399 114/2000 Peterson-PT-7-LTLFireability-14 9988377 m, 18155 m/sec, 46714154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 365/399 115/2000 Peterson-PT-7-LTLFireability-14 10073348 m, 16994 m/sec, 47404658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 370/399 116/2000 Peterson-PT-7-LTLFireability-14 10156652 m, 16660 m/sec, 48102425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 375/399 117/2000 Peterson-PT-7-LTLFireability-14 10243017 m, 17273 m/sec, 48795659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 380/399 118/2000 Peterson-PT-7-LTLFireability-14 10328347 m, 17066 m/sec, 49471788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 385/399 119/2000 Peterson-PT-7-LTLFireability-14 10413600 m, 17050 m/sec, 50161401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 390/399 120/2000 Peterson-PT-7-LTLFireability-14 10496932 m, 16666 m/sec, 50828905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 395/399 121/2000 Peterson-PT-7-LTLFireability-14 10579424 m, 16498 m/sec, 51487395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 59 (type EXCL) for Peterson-PT-7-LTLFireability-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 45 Peterson-PT-7-LTLFireability-11
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 Peterson-PT-7-LTLFireability-14
[[35mlola[0m][I] time limit : 2793 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for Peterson-PT-7-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 37
[[35mlola[0m][I] fired transitions : 37
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 5/399 5/5 Peterson-PT-7-LTLFireability-14 334414 m, -2049002 m/sec, 583754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 59 (type EXCL) for Peterson-PT-7-LTLFireability-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 Peterson-PT-7-LTLFireability-10
[[35mlola[0m][I] time limit : 463 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for Peterson-PT-7-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 37
[[35mlola[0m][I] fired transitions : 37
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 Peterson-PT-7-LTLFireability-08
[[35mlola[0m][I] time limit : 556 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for Peterson-PT-7-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 37
[[35mlola[0m][I] fired transitions : 37
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 Peterson-PT-7-LTLFireability-06
[[35mlola[0m][I] time limit : 695 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for Peterson-PT-7-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 37
[[35mlola[0m][I] fired transitions : 37
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 Peterson-PT-7-LTLFireability-05
[[35mlola[0m][I] time limit : 927 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for Peterson-PT-7-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 Peterson-PT-7-LTLFireability-03
[[35mlola[0m][I] time limit : 1391 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for Peterson-PT-7-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 37
[[35mlola[0m][I] fired transitions : 37
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Peterson-PT-7-LTLFireability-00
[[35mlola[0m][I] time limit : 2783 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/2783 1/2000 Peterson-PT-7-LTLFireability-00 75811 m, 15162 m/sec, 158405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/2783 2/2000 Peterson-PT-7-LTLFireability-00 149120 m, 14661 m/sec, 318977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/2783 3/2000 Peterson-PT-7-LTLFireability-00 220044 m, 14184 m/sec, 489476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/2783 3/2000 Peterson-PT-7-LTLFireability-00 289803 m, 13951 m/sec, 670761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/2783 4/2000 Peterson-PT-7-LTLFireability-00 357969 m, 13633 m/sec, 857387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/2783 5/2000 Peterson-PT-7-LTLFireability-00 425315 m, 13469 m/sec, 1047146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/2783 5/2000 Peterson-PT-7-LTLFireability-00 491176 m, 13172 m/sec, 1263879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/2783 6/2000 Peterson-PT-7-LTLFireability-00 544065 m, 10577 m/sec, 1655125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/2783 6/2000 Peterson-PT-7-LTLFireability-00 588053 m, 8797 m/sec, 1957074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/2783 7/2000 Peterson-PT-7-LTLFireability-00 641732 m, 10735 m/sec, 2355672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/2783 7/2000 Peterson-PT-7-LTLFireability-00 691291 m, 9911 m/sec, 2718770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/2783 8/2000 Peterson-PT-7-LTLFireability-00 738039 m, 9349 m/sec, 3029384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/2783 8/2000 Peterson-PT-7-LTLFireability-00 784080 m, 9208 m/sec, 3372669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/2783 9/2000 Peterson-PT-7-LTLFireability-00 826809 m, 8545 m/sec, 3687055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/2783 9/2000 Peterson-PT-7-LTLFireability-00 878157 m, 10269 m/sec, 4083600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/2783 10/2000 Peterson-PT-7-LTLFireability-00 931371 m, 10642 m/sec, 4490082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/2783 10/2000 Peterson-PT-7-LTLFireability-00 984435 m, 10612 m/sec, 4899576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/2783 11/2000 Peterson-PT-7-LTLFireability-00 1038542 m, 10821 m/sec, 5299954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/2783 11/2000 Peterson-PT-7-LTLFireability-00 1091506 m, 10592 m/sec, 5716071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/2783 12/2000 Peterson-PT-7-LTLFireability-00 1144680 m, 10634 m/sec, 6132420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/2783 12/2000 Peterson-PT-7-LTLFireability-00 1198151 m, 10694 m/sec, 6541514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/2783 13/2000 Peterson-PT-7-LTLFireability-00 1251923 m, 10754 m/sec, 6945337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/2783 13/2000 Peterson-PT-7-LTLFireability-00 1303505 m, 10316 m/sec, 7365086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/2783 14/2000 Peterson-PT-7-LTLFireability-00 1354465 m, 10192 m/sec, 7768975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/2783 14/2000 Peterson-PT-7-LTLFireability-00 1408820 m, 10871 m/sec, 8181378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/2783 15/2000 Peterson-PT-7-LTLFireability-00 1462769 m, 10789 m/sec, 8593887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/2783 15/2000 Peterson-PT-7-LTLFireability-00 1516349 m, 10716 m/sec, 8998110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 140/2783 16/2000 Peterson-PT-7-LTLFireability-00 1569104 m, 10551 m/sec, 9407551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 145/2783 16/2000 Peterson-PT-7-LTLFireability-00 1622148 m, 10608 m/sec, 9820602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 150/2783 17/2000 Peterson-PT-7-LTLFireability-00 1674837 m, 10537 m/sec, 10224347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 155/2783 17/2000 Peterson-PT-7-LTLFireability-00 1728165 m, 10665 m/sec, 10627176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 160/2783 18/2000 Peterson-PT-7-LTLFireability-00 1780664 m, 10499 m/sec, 11025594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 165/2783 18/2000 Peterson-PT-7-LTLFireability-00 1833979 m, 10663 m/sec, 11439270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 170/2783 19/2000 Peterson-PT-7-LTLFireability-00 1886335 m, 10471 m/sec, 11851453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 175/2783 19/2000 Peterson-PT-7-LTLFireability-00 1938492 m, 10431 m/sec, 12264268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 180/2783 20/2000 Peterson-PT-7-LTLFireability-00 1990621 m, 10425 m/sec, 12670811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 185/2783 20/2000 Peterson-PT-7-LTLFireability-00 2044034 m, 10682 m/sec, 13076940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 190/2783 21/2000 Peterson-PT-7-LTLFireability-00 2095804 m, 10354 m/sec, 13465370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 195/2783 21/2000 Peterson-PT-7-LTLFireability-00 2148695 m, 10578 m/sec, 13880122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 200/2783 22/2000 Peterson-PT-7-LTLFireability-00 2201986 m, 10658 m/sec, 14287087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 205/2783 22/2000 Peterson-PT-7-LTLFireability-00 2254107 m, 10424 m/sec, 14686840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 210/2783 23/2000 Peterson-PT-7-LTLFireability-00 2306608 m, 10500 m/sec, 15082685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 215/2783 23/2000 Peterson-PT-7-LTLFireability-00 2359846 m, 10647 m/sec, 15483877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 220/2783 24/2000 Peterson-PT-7-LTLFireability-00 2411533 m, 10337 m/sec, 15884915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 225/2783 24/2000 Peterson-PT-7-LTLFireability-00 2465154 m, 10724 m/sec, 16275798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 230/2783 25/2000 Peterson-PT-7-LTLFireability-00 2517510 m, 10471 m/sec, 16690887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 235/2783 25/2000 Peterson-PT-7-LTLFireability-00 2570673 m, 10632 m/sec, 17098212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 240/2783 26/2000 Peterson-PT-7-LTLFireability-00 2622752 m, 10415 m/sec, 17515783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 245/2783 26/2000 Peterson-PT-7-LTLFireability-00 2675290 m, 10507 m/sec, 17934305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 250/2783 27/2000 Peterson-PT-7-LTLFireability-00 2727734 m, 10488 m/sec, 18333711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 255/2783 27/2000 Peterson-PT-7-LTLFireability-00 2781134 m, 10680 m/sec, 18748601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 260/2783 28/2000 Peterson-PT-7-LTLFireability-00 2834023 m, 10577 m/sec, 19163904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 265/2783 28/2000 Peterson-PT-7-LTLFireability-00 2887045 m, 10604 m/sec, 19573373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 270/2783 29/2000 Peterson-PT-7-LTLFireability-00 2939637 m, 10518 m/sec, 19974929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 275/2783 29/2000 Peterson-PT-7-LTLFireability-00 2992279 m, 10528 m/sec, 20385397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 280/2783 30/2000 Peterson-PT-7-LTLFireability-00 3044535 m, 10451 m/sec, 20794516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 285/2783 30/2000 Peterson-PT-7-LTLFireability-00 3096901 m, 10473 m/sec, 21196302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 290/2783 31/2000 Peterson-PT-7-LTLFireability-00 3149376 m, 10495 m/sec, 21588187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 295/2783 31/2000 Peterson-PT-7-LTLFireability-00 3194610 m, 9046 m/sec, 21914584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 300/2783 32/2000 Peterson-PT-7-LTLFireability-00 3246574 m, 10392 m/sec, 22320702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 305/2783 32/2000 Peterson-PT-7-LTLFireability-00 3298916 m, 10468 m/sec, 22738841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 310/2783 33/2000 Peterson-PT-7-LTLFireability-00 3350940 m, 10404 m/sec, 23155492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 315/2783 33/2000 Peterson-PT-7-LTLFireability-00 3403126 m, 10437 m/sec, 23565907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 320/2783 34/2000 Peterson-PT-7-LTLFireability-00 3455631 m, 10501 m/sec, 23971222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 325/2783 34/2000 Peterson-PT-7-LTLFireability-00 3508549 m, 10583 m/sec, 24378505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 330/2783 35/2000 Peterson-PT-7-LTLFireability-00 3560967 m, 10483 m/sec, 24775132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 335/2783 35/2000 Peterson-PT-7-LTLFireability-00 3614907 m, 10788 m/sec, 25188679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 340/2783 36/2000 Peterson-PT-7-LTLFireability-00 3659776 m, 8973 m/sec, 25517120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 345/2783 36/2000 Peterson-PT-7-LTLFireability-00 3712589 m, 10562 m/sec, 25926221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 350/2783 37/2000 Peterson-PT-7-LTLFireability-00 3763732 m, 10228 m/sec, 26311258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 355/2783 37/2000 Peterson-PT-7-LTLFireability-00 3814049 m, 10063 m/sec, 26697797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 360/2783 38/2000 Peterson-PT-7-LTLFireability-00 3864524 m, 10095 m/sec, 27079031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 365/2783 38/2000 Peterson-PT-7-LTLFireability-00 3912529 m, 9601 m/sec, 27444091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 370/2783 39/2000 Peterson-PT-7-LTLFireability-00 3965282 m, 10550 m/sec, 27846537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 375/2783 39/2000 Peterson-PT-7-LTLFireability-00 4015114 m, 9966 m/sec, 28224832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 380/2783 40/2000 Peterson-PT-7-LTLFireability-00 4068443 m, 10665 m/sec, 28619900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 385/2783 40/2000 Peterson-PT-7-LTLFireability-00 4120845 m, 10480 m/sec, 29017157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 390/2783 41/2000 Peterson-PT-7-LTLFireability-00 4174343 m, 10699 m/sec, 29424279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 395/2783 41/2000 Peterson-PT-7-LTLFireability-00 4223895 m, 9910 m/sec, 29804981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 400/2783 42/2000 Peterson-PT-7-LTLFireability-00 4276275 m, 10476 m/sec, 30194711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 405/2783 42/2000 Peterson-PT-7-LTLFireability-00 4326283 m, 10001 m/sec, 30578477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 410/2783 43/2000 Peterson-PT-7-LTLFireability-00 4377144 m, 10172 m/sec, 30966251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 415/2783 43/2000 Peterson-PT-7-LTLFireability-00 4423955 m, 9362 m/sec, 31312145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 420/2783 43/2000 Peterson-PT-7-LTLFireability-00 4466425 m, 8494 m/sec, 31624044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 425/2783 44/2000 Peterson-PT-7-LTLFireability-00 4512894 m, 9293 m/sec, 31969335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 430/2783 44/2000 Peterson-PT-7-LTLFireability-00 4567167 m, 10854 m/sec, 32372681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 435/2783 45/2000 Peterson-PT-7-LTLFireability-00 4617646 m, 10095 m/sec, 32765467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 440/2783 45/2000 Peterson-PT-7-LTLFireability-00 4665121 m, 9495 m/sec, 33136767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 445/2783 46/2000 Peterson-PT-7-LTLFireability-00 4715600 m, 10095 m/sec, 33519141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 450/2783 46/2000 Peterson-PT-7-LTLFireability-00 4765100 m, 9900 m/sec, 33882294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 455/2783 47/2000 Peterson-PT-7-LTLFireability-00 4812348 m, 9449 m/sec, 34248085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 460/2783 47/2000 Peterson-PT-7-LTLFireability-00 4858534 m, 9237 m/sec, 34596782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 465/2783 48/2000 Peterson-PT-7-LTLFireability-00 4901484 m, 8590 m/sec, 34903217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 470/2783 48/2000 Peterson-PT-7-LTLFireability-00 4954727 m, 10648 m/sec, 35306727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 475/2783 49/2000 Peterson-PT-7-LTLFireability-00 5007152 m, 10485 m/sec, 35713748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 480/2783 49/2000 Peterson-PT-7-LTLFireability-00 5053544 m, 9278 m/sec, 36061507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 485/2783 49/2000 Peterson-PT-7-LTLFireability-00 5092435 m, 7778 m/sec, 36329938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 490/2783 50/2000 Peterson-PT-7-LTLFireability-00 5125694 m, 6651 m/sec, 36550304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 495/2783 50/2000 Peterson-PT-7-LTLFireability-00 5174768 m, 9814 m/sec, 36926832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 500/2783 50/2000 Peterson-PT-7-LTLFireability-00 5211550 m, 7356 m/sec, 37176426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 505/2783 51/2000 Peterson-PT-7-LTLFireability-00 5249694 m, 7628 m/sec, 37434882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 510/2783 51/2000 Peterson-PT-7-LTLFireability-00 5279415 m, 5944 m/sec, 37620115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 515/2783 52/2000 Peterson-PT-7-LTLFireability-00 5327885 m, 9694 m/sec, 37987775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 520/2783 52/2000 Peterson-PT-7-LTLFireability-00 5353523 m, 5127 m/sec, 38129387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 525/2783 52/2000 Peterson-PT-7-LTLFireability-00 5382268 m, 5749 m/sec, 38305010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 530/2783 52/2000 Peterson-PT-7-LTLFireability-00 5407803 m, 5107 m/sec, 38451380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 535/2783 53/2000 Peterson-PT-7-LTLFireability-00 5442930 m, 7025 m/sec, 38687467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 540/2783 53/2000 Peterson-PT-7-LTLFireability-00 5466597 m, 4733 m/sec, 38810576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 545/2783 53/2000 Peterson-PT-7-LTLFireability-00 5493541 m, 5388 m/sec, 38972856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 550/2783 53/2000 Peterson-PT-7-LTLFireability-00 5514449 m, 4181 m/sec, 39070745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 555/2783 54/2000 Peterson-PT-7-LTLFireability-00 5535885 m, 4287 m/sec, 39174775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 560/2783 54/2000 Peterson-PT-7-LTLFireability-00 5561718 m, 5166 m/sec, 39324396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 565/2783 54/2000 Peterson-PT-7-LTLFireability-00 5580916 m, 3839 m/sec, 39408114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 570/2783 54/2000 Peterson-PT-7-LTLFireability-00 5598032 m, 3423 m/sec, 39474762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 575/2783 54/2000 Peterson-PT-7-LTLFireability-00 5622206 m, 4834 m/sec, 39603158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 580/2783 55/2000 Peterson-PT-7-LTLFireability-00 5638774 m, 3313 m/sec, 39665585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 585/2783 55/2000 Peterson-PT-7-LTLFireability-00 5654868 m, 3218 m/sec, 39723376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 590/2783 55/2000 Peterson-PT-7-LTLFireability-00 5670714 m, 3169 m/sec, 39778599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 595/2783 55/2000 Peterson-PT-7-LTLFireability-00 5686204 m, 3098 m/sec, 39832087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 600/2783 55/2000 Peterson-PT-7-LTLFireability-00 5702642 m, 3287 m/sec, 39894122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 605/2783 55/2000 Peterson-PT-7-LTLFireability-00 5720323 m, 3536 m/sec, 39970080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 610/2783 55/2000 Peterson-PT-7-LTLFireability-00 5735868 m, 3109 m/sec, 40027968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 615/2783 56/2000 Peterson-PT-7-LTLFireability-00 5752250 m, 3276 m/sec, 40096920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 620/2783 56/2000 Peterson-PT-7-LTLFireability-00 5768323 m, 3214 m/sec, 40167018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 625/2783 56/2000 Peterson-PT-7-LTLFireability-00 5785071 m, 3349 m/sec, 40253950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 630/2783 56/2000 Peterson-PT-7-LTLFireability-00 5798988 m, 2783 m/sec, 40491704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 635/2783 56/2000 Peterson-PT-7-LTLFireability-00 5803859 m, 974 m/sec, 41132109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 640/2783 56/2000 Peterson-PT-7-LTLFireability-00 5805964 m, 421 m/sec, 41905100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 645/2783 56/2000 Peterson-PT-7-LTLFireability-00 5813175 m, 1442 m/sec, 42588293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 650/2783 56/2000 Peterson-PT-7-LTLFireability-00 5820405 m, 1446 m/sec, 43255038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 655/2783 56/2000 Peterson-PT-7-LTLFireability-00 5826997 m, 1318 m/sec, 43937128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 660/2783 56/2000 Peterson-PT-7-LTLFireability-00 5835004 m, 1601 m/sec, 44579361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 665/2783 57/2000 Peterson-PT-7-LTLFireability-00 5911173 m, 15233 m/sec, 44739851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 670/2783 58/2000 Peterson-PT-7-LTLFireability-00 5983579 m, 14481 m/sec, 44899732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 675/2783 59/2000 Peterson-PT-7-LTLFireability-00 6054190 m, 14122 m/sec, 45068312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 680/2783 59/2000 Peterson-PT-7-LTLFireability-00 6121810 m, 13524 m/sec, 45241401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 685/2783 60/2000 Peterson-PT-7-LTLFireability-00 6187980 m, 13234 m/sec, 45419734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 690/2783 60/2000 Peterson-PT-7-LTLFireability-00 6253307 m, 13065 m/sec, 45603338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 695/2783 61/2000 Peterson-PT-7-LTLFireability-00 6317459 m, 12830 m/sec, 45792136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 700/2783 62/2000 Peterson-PT-7-LTLFireability-00 6376287 m, 11765 m/sec, 46101256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 705/2783 62/2000 Peterson-PT-7-LTLFireability-00 6423495 m, 9441 m/sec, 46436212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 710/2783 62/2000 Peterson-PT-7-LTLFireability-00 6472774 m, 9855 m/sec, 46791267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 715/2783 63/2000 Peterson-PT-7-LTLFireability-00 6521755 m, 9796 m/sec, 47148075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 720/2783 63/2000 Peterson-PT-7-LTLFireability-00 6566945 m, 9038 m/sec, 47459611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 725/2783 64/2000 Peterson-PT-7-LTLFireability-00 6616268 m, 9864 m/sec, 47819170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 730/2783 64/2000 Peterson-PT-7-LTLFireability-00 6662509 m, 9248 m/sec, 48164929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 735/2783 65/2000 Peterson-PT-7-LTLFireability-00 6715281 m, 10554 m/sec, 48575357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 740/2783 65/2000 Peterson-PT-7-LTLFireability-00 6769278 m, 10799 m/sec, 48977437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 745/2783 66/2000 Peterson-PT-7-LTLFireability-00 6821518 m, 10448 m/sec, 49387433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 750/2783 66/2000 Peterson-PT-7-LTLFireability-00 6874811 m, 10658 m/sec, 49787130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 755/2783 67/2000 Peterson-PT-7-LTLFireability-00 6928155 m, 10668 m/sec, 50190195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 760/2783 67/2000 Peterson-PT-7-LTLFireability-00 6980485 m, 10466 m/sec, 50593217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 765/2783 68/2000 Peterson-PT-7-LTLFireability-00 7033177 m, 10538 m/sec, 50999357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 770/2783 68/2000 Peterson-PT-7-LTLFireability-00 7085995 m, 10563 m/sec, 51398427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 775/2783 69/2000 Peterson-PT-7-LTLFireability-00 7138956 m, 10592 m/sec, 51814450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 780/2783 70/2000 Peterson-PT-7-LTLFireability-00 7191602 m, 10529 m/sec, 52225965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 785/2783 70/2000 Peterson-PT-7-LTLFireability-00 7244758 m, 10631 m/sec, 52637729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 790/2783 71/2000 Peterson-PT-7-LTLFireability-00 7296609 m, 10370 m/sec, 53037116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 795/2783 71/2000 Peterson-PT-7-LTLFireability-00 7348458 m, 10369 m/sec, 53442607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 800/2783 72/2000 Peterson-PT-7-LTLFireability-00 7401425 m, 10593 m/sec, 53854958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 805/2783 72/2000 Peterson-PT-7-LTLFireability-00 7453941 m, 10503 m/sec, 54256741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 810/2783 73/2000 Peterson-PT-7-LTLFireability-00 7506086 m, 10429 m/sec, 54654426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 815/2783 73/2000 Peterson-PT-7-LTLFireability-00 7556741 m, 10131 m/sec, 55052006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 820/2783 74/2000 Peterson-PT-7-LTLFireability-00 7608017 m, 10255 m/sec, 55455546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 825/2783 74/2000 Peterson-PT-7-LTLFireability-00 7661107 m, 10618 m/sec, 55856091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 830/2783 75/2000 Peterson-PT-7-LTLFireability-00 7713637 m, 10506 m/sec, 56257964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 835/2783 75/2000 Peterson-PT-7-LTLFireability-00 7765637 m, 10400 m/sec, 56651187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 840/2783 76/2000 Peterson-PT-7-LTLFireability-00 7818369 m, 10546 m/sec, 57048001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 845/2783 76/2000 Peterson-PT-7-LTLFireability-00 7869313 m, 10188 m/sec, 57442401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 850/2783 77/2000 Peterson-PT-7-LTLFireability-00 7922329 m, 10603 m/sec, 57848045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 855/2783 77/2000 Peterson-PT-7-LTLFireability-00 7974568 m, 10447 m/sec, 58258263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 860/2783 78/2000 Peterson-PT-7-LTLFireability-00 8026890 m, 10464 m/sec, 58660965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 865/2783 78/2000 Peterson-PT-7-LTLFireability-00 8079629 m, 10547 m/sec, 59069015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 870/2783 79/2000 Peterson-PT-7-LTLFireability-00 8131995 m, 10473 m/sec, 59475292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 875/2783 79/2000 Peterson-PT-7-LTLFireability-00 8185341 m, 10669 m/sec, 59872939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 880/2783 80/2000 Peterson-PT-7-LTLFireability-00 8237475 m, 10426 m/sec, 60277716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 885/2783 80/2000 Peterson-PT-7-LTLFireability-00 8288928 m, 10290 m/sec, 60686624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 890/2783 81/2000 Peterson-PT-7-LTLFireability-00 8339971 m, 10208 m/sec, 61098661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 895/2783 81/2000 Peterson-PT-7-LTLFireability-00 8391714 m, 10348 m/sec, 61511444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 900/2783 82/2000 Peterson-PT-7-LTLFireability-00 8444563 m, 10569 m/sec, 61915420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 905/2783 82/2000 Peterson-PT-7-LTLFireability-00 8497863 m, 10660 m/sec, 62319676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 910/2783 83/2000 Peterson-PT-7-LTLFireability-00 8550398 m, 10507 m/sec, 62718732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 915/2783 83/2000 Peterson-PT-7-LTLFireability-00 8604003 m, 10721 m/sec, 63124265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 920/2783 84/2000 Peterson-PT-7-LTLFireability-00 8656574 m, 10514 m/sec, 63533115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 925/2783 84/2000 Peterson-PT-7-LTLFireability-00 8706304 m, 9946 m/sec, 63912672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 930/2783 85/2000 Peterson-PT-7-LTLFireability-00 8758635 m, 10466 m/sec, 64323759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 935/2783 85/2000 Peterson-PT-7-LTLFireability-00 8809859 m, 10244 m/sec, 64702739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 940/2783 86/2000 Peterson-PT-7-LTLFireability-00 8861819 m, 10392 m/sec, 65097752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 945/2783 86/2000 Peterson-PT-7-LTLFireability-00 8911835 m, 10003 m/sec, 65490566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 950/2783 87/2000 Peterson-PT-7-LTLFireability-00 8964480 m, 10529 m/sec, 65887992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 955/2783 87/2000 Peterson-PT-7-LTLFireability-00 9016657 m, 10435 m/sec, 66282975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 960/2783 88/2000 Peterson-PT-7-LTLFireability-00 9067086 m, 10085 m/sec, 66672140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 965/2783 88/2000 Peterson-PT-7-LTLFireability-00 9118795 m, 10341 m/sec, 67075832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 970/2783 89/2000 Peterson-PT-7-LTLFireability-00 9171109 m, 10462 m/sec, 67487971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 975/2783 89/2000 Peterson-PT-7-LTLFireability-00 9221307 m, 10039 m/sec, 67886654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 980/2783 90/2000 Peterson-PT-7-LTLFireability-00 9272558 m, 10250 m/sec, 68271186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 985/2783 91/2000 Peterson-PT-7-LTLFireability-00 9324717 m, 10431 m/sec, 68672987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 990/2783 91/2000 Peterson-PT-7-LTLFireability-00 9374630 m, 9982 m/sec, 69053565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 995/2783 92/2000 Peterson-PT-7-LTLFireability-00 9427534 m, 10580 m/sec, 69458531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1000/2783 92/2000 Peterson-PT-7-LTLFireability-00 9479662 m, 10425 m/sec, 69870781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1005/2783 93/2000 Peterson-PT-7-LTLFireability-00 9529093 m, 9886 m/sec, 70260643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1010/2783 93/2000 Peterson-PT-7-LTLFireability-00 9580966 m, 10374 m/sec, 70669791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1015/2783 94/2000 Peterson-PT-7-LTLFireability-00 9631818 m, 10170 m/sec, 71053842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1020/2783 94/2000 Peterson-PT-7-LTLFireability-00 9680834 m, 9803 m/sec, 71430732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1025/2783 94/2000 Peterson-PT-7-LTLFireability-00 9732695 m, 10372 m/sec, 71834043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1030/2783 95/2000 Peterson-PT-7-LTLFireability-00 9784063 m, 10273 m/sec, 72234837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1035/2783 96/2000 Peterson-PT-7-LTLFireability-00 9836116 m, 10410 m/sec, 72635130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1040/2783 96/2000 Peterson-PT-7-LTLFireability-00 9886137 m, 10004 m/sec, 73003054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1045/2783 96/2000 Peterson-PT-7-LTLFireability-00 9935852 m, 9943 m/sec, 73368290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1050/2783 97/2000 Peterson-PT-7-LTLFireability-00 9988362 m, 10502 m/sec, 73764700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1055/2783 97/2000 Peterson-PT-7-LTLFireability-00 10035754 m, 9478 m/sec, 74121242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1060/2783 98/2000 Peterson-PT-7-LTLFireability-00 10085562 m, 9961 m/sec, 74487409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1065/2783 98/2000 Peterson-PT-7-LTLFireability-00 10136440 m, 10175 m/sec, 74873371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1070/2783 99/2000 Peterson-PT-7-LTLFireability-00 10188390 m, 10390 m/sec, 75258620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1075/2783 99/2000 Peterson-PT-7-LTLFireability-00 10235748 m, 9471 m/sec, 75610097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1080/2783 100/2000 Peterson-PT-7-LTLFireability-00 10282604 m, 9371 m/sec, 75961445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1085/2783 100/2000 Peterson-PT-7-LTLFireability-00 10328648 m, 9208 m/sec, 76306623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1090/2783 101/2000 Peterson-PT-7-LTLFireability-00 10378771 m, 10024 m/sec, 76690083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1095/2783 101/2000 Peterson-PT-7-LTLFireability-00 10428038 m, 9853 m/sec, 77058716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1100/2783 102/2000 Peterson-PT-7-LTLFireability-00 10479695 m, 10331 m/sec, 77453614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1105/2783 102/2000 Peterson-PT-7-LTLFireability-00 10528295 m, 9720 m/sec, 77816972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1110/2783 103/2000 Peterson-PT-7-LTLFireability-00 10564922 m, 7325 m/sec, 78070743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1115/2783 103/2000 Peterson-PT-7-LTLFireability-00 10613716 m, 9758 m/sec, 78432392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1932 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1120/2783 104/2000 Peterson-PT-7-LTLFireability-00 10663017 m, 9860 m/sec, 78823193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1937 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1125/2783 104/2000 Peterson-PT-7-LTLFireability-00 10705366 m, 8469 m/sec, 79135658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1942 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1130/2783 105/2000 Peterson-PT-7-LTLFireability-00 10753370 m, 9600 m/sec, 79497500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1947 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1135/2783 105/2000 Peterson-PT-7-LTLFireability-00 10795848 m, 8495 m/sec, 79802269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1952 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1140/2783 105/2000 Peterson-PT-7-LTLFireability-00 10845412 m, 9912 m/sec, 80166368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1957 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1145/2783 106/2000 Peterson-PT-7-LTLFireability-00 10890555 m, 9028 m/sec, 80502203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1962 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1150/2783 106/2000 Peterson-PT-7-LTLFireability-00 10930728 m, 8034 m/sec, 80787497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1967 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1155/2783 107/2000 Peterson-PT-7-LTLFireability-00 10975993 m, 9053 m/sec, 81124275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1972 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1160/2783 107/2000 Peterson-PT-7-LTLFireability-00 11021971 m, 9195 m/sec, 81470809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1977 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1165/2783 108/2000 Peterson-PT-7-LTLFireability-00 11074442 m, 10494 m/sec, 81874976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1982 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1170/2783 108/2000 Peterson-PT-7-LTLFireability-00 11106873 m, 6486 m/sec, 82088453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1987 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1175/2783 108/2000 Peterson-PT-7-LTLFireability-00 11141374 m, 6900 m/sec, 82317837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1992 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPeterson-PT-7-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-7-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-7-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1180/2783 109/2000 Peterson-PT-7-LTLFireability-00 11171652 m, 6055 m/sec, 82506605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1997 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Peterson-PT-7"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Peterson-PT-7, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408600292"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Peterson-PT-7.tgz
mv Peterson-PT-7 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;