About the Execution of LoLA for Peterson-PT-6
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 8580.567 | 1301379.00 | 1329865.00 | 4239.50 | FTFFFF?FFFFF??FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408500284.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Peterson-PT-6, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408500284
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 6.9M
-rw-r--r-- 1 mcc users 150K Apr 12 02:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 608K Apr 12 02:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 135K Apr 12 02:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 633K Apr 12 02:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 84K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 254K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 65K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 220K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 294K Apr 12 03:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 1.2M Apr 12 03:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 432K Apr 12 03:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 1.9M Apr 12 03:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 20K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 41K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 877K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Peterson-PT-6-LTLFireability-00
FORMULA_NAME Peterson-PT-6-LTLFireability-01
FORMULA_NAME Peterson-PT-6-LTLFireability-02
FORMULA_NAME Peterson-PT-6-LTLFireability-03
FORMULA_NAME Peterson-PT-6-LTLFireability-04
FORMULA_NAME Peterson-PT-6-LTLFireability-05
FORMULA_NAME Peterson-PT-6-LTLFireability-06
FORMULA_NAME Peterson-PT-6-LTLFireability-07
FORMULA_NAME Peterson-PT-6-LTLFireability-08
FORMULA_NAME Peterson-PT-6-LTLFireability-09
FORMULA_NAME Peterson-PT-6-LTLFireability-10
FORMULA_NAME Peterson-PT-6-LTLFireability-11
FORMULA_NAME Peterson-PT-6-LTLFireability-12
FORMULA_NAME Peterson-PT-6-LTLFireability-13
FORMULA_NAME Peterson-PT-6-LTLFireability-14
FORMULA_NAME Peterson-PT-6-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717145955709
FORMULA Peterson-PT-6-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-6-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-6-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-6-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-6-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-6-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-6-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-6-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-6-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-6-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-6-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-6-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-6-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mPeterson-PT-6-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mPeterson-PT-6-LTLFireability-01: CONJ true CONJ[0m
[[35mlola[0m] [1m[31mPeterson-PT-6-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mPeterson-PT-6-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m] [1m[33mPeterson-PT-6-LTLFireability-06: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mPeterson-PT-6-LTLFireability-12: LTL unknown AGGR[0m
[[35mlola[0m] [1m[33mPeterson-PT-6-LTLFireability-13: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 1301 secs. Pages in use: 345
BK_STOP 1717147257088
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 19 Peterson-PT-6-LTLFireability-05
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 19 Peterson-PT-6-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 19 Peterson-PT-6-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 3 Peterson-PT-6-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for Peterson-PT-6-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for Peterson-PT-6-LTLFireability-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for Peterson-PT-6-LTLFireability-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 3 Peterson-PT-6-LTLFireability-01
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for Peterson-PT-6-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for Peterson-PT-6-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for Peterson-PT-6-LTLFireability-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 35 Peterson-PT-6-LTLFireability-09
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for Peterson-PT-6-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 Peterson-PT-6-LTLFireability-14
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for Peterson-PT-6-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 28
[[35mlola[0m][I] fired transitions : 28
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 Peterson-PT-6-LTLFireability-08
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for Peterson-PT-6-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 38
[[35mlola[0m][I] fired transitions : 38
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 Peterson-PT-6-LTLFireability-03
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for Peterson-PT-6-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 167
[[35mlola[0m][I] fired transitions : 243
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 Peterson-PT-6-LTLFireability-12
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for Peterson-PT-6-LTLFireability-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 3 0 0 1
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 2/326 3/2000 Peterson-PT-6-LTLFireability-12 216346 m, 43269 m/sec, 341842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 3 0 0 1
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 7/326 7/2000 Peterson-PT-6-LTLFireability-12 658843 m, 88499 m/sec, 1152572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 3 0 0 1
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 12/326 10/2000 Peterson-PT-6-LTLFireability-12 961472 m, 60525 m/sec, 2049528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for Peterson-PT-6-LTLFireability-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 17/326 11/2000 Peterson-PT-6-LTLFireability-12 1090567 m, 25819 m/sec, 2981043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 22/326 13/2000 Peterson-PT-6-LTLFireability-12 1231906 m, 28267 m/sec, 3972800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 27/326 14/2000 Peterson-PT-6-LTLFireability-12 1364617 m, 26542 m/sec, 4922402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 32/326 16/2000 Peterson-PT-6-LTLFireability-12 1506681 m, 28412 m/sec, 5921113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 37/326 17/2000 Peterson-PT-6-LTLFireability-12 1649046 m, 28473 m/sec, 6920966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 42/326 19/2000 Peterson-PT-6-LTLFireability-12 1794481 m, 29087 m/sec, 7920982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 47/326 20/2000 Peterson-PT-6-LTLFireability-12 1931087 m, 27321 m/sec, 8901902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 52/326 21/2000 Peterson-PT-6-LTLFireability-12 2068566 m, 27495 m/sec, 9863113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 57/326 23/2000 Peterson-PT-6-LTLFireability-12 2210538 m, 28394 m/sec, 10843658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 62/326 24/2000 Peterson-PT-6-LTLFireability-12 2352520 m, 28396 m/sec, 11835772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 67/326 25/2000 Peterson-PT-6-LTLFireability-12 2493660 m, 28228 m/sec, 12820586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 72/326 27/2000 Peterson-PT-6-LTLFireability-12 2630062 m, 27280 m/sec, 13794269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 77/326 28/2000 Peterson-PT-6-LTLFireability-12 2770182 m, 28024 m/sec, 14774837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 82/326 29/2000 Peterson-PT-6-LTLFireability-12 2910827 m, 28129 m/sec, 15756061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 87/326 31/2000 Peterson-PT-6-LTLFireability-12 3049566 m, 27747 m/sec, 16730457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 92/326 32/2000 Peterson-PT-6-LTLFireability-12 3185031 m, 27093 m/sec, 17679869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 97/326 33/2000 Peterson-PT-6-LTLFireability-12 3319238 m, 26841 m/sec, 18616741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 102/326 35/2000 Peterson-PT-6-LTLFireability-12 3455944 m, 27341 m/sec, 19575191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 107/326 36/2000 Peterson-PT-6-LTLFireability-12 3590613 m, 26933 m/sec, 20519289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 112/326 37/2000 Peterson-PT-6-LTLFireability-12 3725065 m, 26890 m/sec, 21450031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 117/326 39/2000 Peterson-PT-6-LTLFireability-12 3863863 m, 27759 m/sec, 22429780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 122/326 40/2000 Peterson-PT-6-LTLFireability-12 4003339 m, 27895 m/sec, 23398191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 127/326 42/2000 Peterson-PT-6-LTLFireability-12 4140657 m, 27463 m/sec, 24366188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 132/326 43/2000 Peterson-PT-6-LTLFireability-12 4278354 m, 27539 m/sec, 25332074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 137/326 44/2000 Peterson-PT-6-LTLFireability-12 4412613 m, 26851 m/sec, 26271368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 142/326 45/2000 Peterson-PT-6-LTLFireability-12 4552008 m, 27879 m/sec, 27246184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 147/326 47/2000 Peterson-PT-6-LTLFireability-12 4689494 m, 27497 m/sec, 28207921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 152/326 48/2000 Peterson-PT-6-LTLFireability-12 4827462 m, 27593 m/sec, 29174330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 157/326 49/2000 Peterson-PT-6-LTLFireability-12 4966535 m, 27814 m/sec, 30138927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 162/326 50/2000 Peterson-PT-6-LTLFireability-12 5103273 m, 27347 m/sec, 31100260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 167/326 51/2000 Peterson-PT-6-LTLFireability-12 5238941 m, 27133 m/sec, 32050623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 172/326 52/2000 Peterson-PT-6-LTLFireability-12 5374097 m, 27031 m/sec, 32999141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 177/326 54/2000 Peterson-PT-6-LTLFireability-12 5509411 m, 27062 m/sec, 33946549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 182/326 55/2000 Peterson-PT-6-LTLFireability-12 5643377 m, 26793 m/sec, 34884125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 187/326 56/2000 Peterson-PT-6-LTLFireability-12 5785215 m, 28367 m/sec, 35868782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 192/326 58/2000 Peterson-PT-6-LTLFireability-12 5929404 m, 28837 m/sec, 36876922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 197/326 59/2000 Peterson-PT-6-LTLFireability-12 6072992 m, 28717 m/sec, 37868784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 202/326 60/2000 Peterson-PT-6-LTLFireability-12 6213247 m, 28051 m/sec, 38853279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 207/326 62/2000 Peterson-PT-6-LTLFireability-12 6355368 m, 28424 m/sec, 39848492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 212/326 63/2000 Peterson-PT-6-LTLFireability-12 6495532 m, 28032 m/sec, 40826212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 217/326 65/2000 Peterson-PT-6-LTLFireability-12 6635319 m, 27957 m/sec, 41789570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 222/326 66/2000 Peterson-PT-6-LTLFireability-12 6775079 m, 27952 m/sec, 42763249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 227/326 67/2000 Peterson-PT-6-LTLFireability-12 6911499 m, 27284 m/sec, 43717374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 232/326 68/2000 Peterson-PT-6-LTLFireability-12 7046685 m, 27037 m/sec, 44660464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 237/326 69/2000 Peterson-PT-6-LTLFireability-12 7180883 m, 26839 m/sec, 45587991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 242/326 71/2000 Peterson-PT-6-LTLFireability-12 7319903 m, 27804 m/sec, 46533253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 247/326 72/2000 Peterson-PT-6-LTLFireability-12 7459932 m, 28005 m/sec, 47497251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 252/326 73/2000 Peterson-PT-6-LTLFireability-12 7607337 m, 29481 m/sec, 48428999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 257/326 75/2000 Peterson-PT-6-LTLFireability-12 7770411 m, 32614 m/sec, 49359290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 262/326 77/2000 Peterson-PT-6-LTLFireability-12 7973560 m, 40629 m/sec, 50236186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 267/326 77/2000 Peterson-PT-6-LTLFireability-12 8030976 m, 11483 m/sec, 51181112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 272/326 78/2000 Peterson-PT-6-LTLFireability-12 8114094 m, 16623 m/sec, 52185217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 277/326 79/2000 Peterson-PT-6-LTLFireability-12 8260017 m, 29184 m/sec, 53212560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 282/326 81/2000 Peterson-PT-6-LTLFireability-12 8401784 m, 28353 m/sec, 54237533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 287/326 82/2000 Peterson-PT-6-LTLFireability-12 8542861 m, 28215 m/sec, 55264598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 292/326 82/2000 Peterson-PT-6-LTLFireability-12 8549943 m, 1416 m/sec, 56331349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 297/326 82/2000 Peterson-PT-6-LTLFireability-12 8551234 m, 258 m/sec, 57409542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 302/326 82/2000 Peterson-PT-6-LTLFireability-12 8551758 m, 104 m/sec, 58501370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 307/326 82/2000 Peterson-PT-6-LTLFireability-12 8551908 m, 30 m/sec, 59602755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 312/326 86/2000 Peterson-PT-6-LTLFireability-12 8951764 m, 79971 m/sec, 60457646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 317/326 90/2000 Peterson-PT-6-LTLFireability-12 9369678 m, 83582 m/sec, 61318964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 322/326 92/2000 Peterson-PT-6-LTLFireability-12 9600425 m, 46149 m/sec, 62279150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 49 (type EXCL) for Peterson-PT-6-LTLFireability-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 Peterson-PT-6-LTLFireability-15
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 Peterson-PT-6-LTLFireability-12
[[35mlola[0m][I] time limit : 3269 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for Peterson-PT-6-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 49 (type EXCL) for Peterson-PT-6-LTLFireability-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 Peterson-PT-6-LTLFireability-13
[[35mlola[0m][I] time limit : 362 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 5/362 5/2000 Peterson-PT-6-LTLFireability-13 476804 m, 95360 m/sec, 797222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 10/362 9/2000 Peterson-PT-6-LTLFireability-13 886718 m, 81982 m/sec, 1652496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 15/362 11/2000 Peterson-PT-6-LTLFireability-13 1050278 m, 32712 m/sec, 2671664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 20/362 12/2000 Peterson-PT-6-LTLFireability-13 1191890 m, 28322 m/sec, 3691953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 25/362 14/2000 Peterson-PT-6-LTLFireability-13 1338654 m, 29352 m/sec, 4725203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 30/362 15/2000 Peterson-PT-6-LTLFireability-13 1482988 m, 28866 m/sec, 5760131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 35/362 17/2000 Peterson-PT-6-LTLFireability-13 1631501 m, 29702 m/sec, 6787880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 40/362 19/2000 Peterson-PT-6-LTLFireability-13 1780619 m, 29823 m/sec, 7821897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 45/362 20/2000 Peterson-PT-6-LTLFireability-13 1922385 m, 28353 m/sec, 8836901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 50/362 21/2000 Peterson-PT-6-LTLFireability-13 2064351 m, 28393 m/sec, 9833063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 55/362 23/2000 Peterson-PT-6-LTLFireability-13 2210537 m, 29237 m/sec, 10842863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 60/362 24/2000 Peterson-PT-6-LTLFireability-13 2356414 m, 29175 m/sec, 11864903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 65/362 25/2000 Peterson-PT-6-LTLFireability-13 2501618 m, 29040 m/sec, 12879346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 70/362 27/2000 Peterson-PT-6-LTLFireability-13 2643120 m, 28300 m/sec, 13881122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 75/362 28/2000 Peterson-PT-6-LTLFireability-13 2786828 m, 28741 m/sec, 14892867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 80/362 30/2000 Peterson-PT-6-LTLFireability-13 2931040 m, 28842 m/sec, 15899938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 85/362 31/2000 Peterson-PT-6-LTLFireability-13 3074575 m, 28707 m/sec, 16901783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 90/362 32/2000 Peterson-PT-6-LTLFireability-13 3213578 m, 27800 m/sec, 17880572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 95/362 34/2000 Peterson-PT-6-LTLFireability-13 3354968 m, 28278 m/sec, 18861466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 100/362 35/2000 Peterson-PT-6-LTLFireability-13 3495871 m, 28180 m/sec, 19854902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 105/362 36/2000 Peterson-PT-6-LTLFireability-13 3635491 m, 27924 m/sec, 20831674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 110/362 38/2000 Peterson-PT-6-LTLFireability-13 3777049 m, 28311 m/sec, 21823048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 115/362 39/2000 Peterson-PT-6-LTLFireability-13 3922018 m, 28993 m/sec, 22835943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 120/362 41/2000 Peterson-PT-6-LTLFireability-13 4065816 m, 28759 m/sec, 23840945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 125/362 42/2000 Peterson-PT-6-LTLFireability-13 4206794 m, 28195 m/sec, 24830892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 130/362 43/2000 Peterson-PT-6-LTLFireability-13 4348883 m, 28417 m/sec, 25817417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 135/362 45/2000 Peterson-PT-6-LTLFireability-13 4488532 m, 27929 m/sec, 26796482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 140/362 46/2000 Peterson-PT-6-LTLFireability-13 4631657 m, 28625 m/sec, 27801646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 145/362 47/2000 Peterson-PT-6-LTLFireability-13 4770668 m, 27802 m/sec, 28775458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 150/362 48/2000 Peterson-PT-6-LTLFireability-13 4909609 m, 27788 m/sec, 29744053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 155/362 50/2000 Peterson-PT-6-LTLFireability-13 5047458 m, 27569 m/sec, 30713003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 160/362 51/2000 Peterson-PT-6-LTLFireability-13 5184484 m, 27405 m/sec, 31670732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 165/362 52/2000 Peterson-PT-6-LTLFireability-13 5319290 m, 26961 m/sec, 32614730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 170/362 53/2000 Peterson-PT-6-LTLFireability-13 5456095 m, 27361 m/sec, 33572840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 175/362 54/2000 Peterson-PT-6-LTLFireability-13 5588717 m, 26524 m/sec, 34501626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 180/362 55/2000 Peterson-PT-6-LTLFireability-13 5726743 m, 27605 m/sec, 35461693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 185/362 57/2000 Peterson-PT-6-LTLFireability-13 5872151 m, 29081 m/sec, 36477350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 190/362 58/2000 Peterson-PT-6-LTLFireability-13 6017175 m, 29004 m/sec, 37475570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 195/362 60/2000 Peterson-PT-6-LTLFireability-13 6157234 m, 28011 m/sec, 38461754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 200/362 61/2000 Peterson-PT-6-LTLFireability-13 6299247 m, 28402 m/sec, 39454364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 205/362 63/2000 Peterson-PT-6-LTLFireability-13 6441653 m, 28481 m/sec, 40450585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 210/362 64/2000 Peterson-PT-6-LTLFireability-13 6581546 m, 27978 m/sec, 41422967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 215/362 65/2000 Peterson-PT-6-LTLFireability-13 6722596 m, 28210 m/sec, 42395517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 220/362 67/2000 Peterson-PT-6-LTLFireability-13 6860919 m, 27664 m/sec, 43364350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 225/362 68/2000 Peterson-PT-6-LTLFireability-13 6995356 m, 26887 m/sec, 44300918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 230/362 69/2000 Peterson-PT-6-LTLFireability-13 7128996 m, 26728 m/sec, 45234655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 235/362 70/2000 Peterson-PT-6-LTLFireability-13 7267179 m, 27636 m/sec, 46183439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 240/362 71/2000 Peterson-PT-6-LTLFireability-13 7408347 m, 28233 m/sec, 47144102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 245/362 73/2000 Peterson-PT-6-LTLFireability-13 7547274 m, 27785 m/sec, 48082564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 250/362 74/2000 Peterson-PT-6-LTLFireability-13 7705665 m, 31678 m/sec, 49022303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 255/362 76/2000 Peterson-PT-6-LTLFireability-13 7903426 m, 39552 m/sec, 49911415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 260/362 77/2000 Peterson-PT-6-LTLFireability-13 8030395 m, 25393 m/sec, 50843391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 265/362 77/2000 Peterson-PT-6-LTLFireability-13 8061842 m, 6289 m/sec, 51812786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 270/362 79/2000 Peterson-PT-6-LTLFireability-13 8206835 m, 28998 m/sec, 52844443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 275/362 80/2000 Peterson-PT-6-LTLFireability-13 8353551 m, 29343 m/sec, 53873251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 280/362 81/2000 Peterson-PT-6-LTLFireability-13 8496246 m, 28539 m/sec, 54901890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 285/362 82/2000 Peterson-PT-6-LTLFireability-13 8548810 m, 10512 m/sec, 55957341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 290/362 82/2000 Peterson-PT-6-LTLFireability-13 8550940 m, 426 m/sec, 57033538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 295/362 82/2000 Peterson-PT-6-LTLFireability-13 8551585 m, 129 m/sec, 58121447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 300/362 82/2000 Peterson-PT-6-LTLFireability-13 8551895 m, 62 m/sec, 59219324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 305/362 84/2000 Peterson-PT-6-LTLFireability-13 8788650 m, 47351 m/sec, 60171469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 310/362 89/2000 Peterson-PT-6-LTLFireability-13 9240034 m, 90276 m/sec, 61033062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 315/362 92/2000 Peterson-PT-6-LTLFireability-13 9551465 m, 62286 m/sec, 61946609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 320/362 93/2000 Peterson-PT-6-LTLFireability-13 9699692 m, 29645 m/sec, 62970282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 325/362 94/2000 Peterson-PT-6-LTLFireability-13 9839889 m, 28039 m/sec, 63991568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 330/362 96/2000 Peterson-PT-6-LTLFireability-13 9984278 m, 28877 m/sec, 65002542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 335/362 97/2000 Peterson-PT-6-LTLFireability-13 10127682 m, 28680 m/sec, 66023182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 340/362 98/2000 Peterson-PT-6-LTLFireability-13 10266251 m, 27713 m/sec, 66997463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 345/362 100/2000 Peterson-PT-6-LTLFireability-13 10407797 m, 28309 m/sec, 67972438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 350/362 101/2000 Peterson-PT-6-LTLFireability-13 10552058 m, 28852 m/sec, 68986064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 355/362 102/2000 Peterson-PT-6-LTLFireability-13 10695641 m, 28716 m/sec, 70001999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 360/362 104/2000 Peterson-PT-6-LTLFireability-13 10839271 m, 28726 m/sec, 71014074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 52 (type EXCL) for Peterson-PT-6-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 Peterson-PT-6-LTLFireability-11
[[35mlola[0m][I] time limit : 362 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 Peterson-PT-6-LTLFireability-13
[[35mlola[0m][I] time limit : 2899 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for Peterson-PT-6-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 5/362 5/5 Peterson-PT-6-LTLFireability-13 478742 m, -2072105 m/sec, 800805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 52 (type EXCL) for Peterson-PT-6-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 Peterson-PT-6-LTLFireability-10
[[35mlola[0m][I] time limit : 412 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for Peterson-PT-6-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 44
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 Peterson-PT-6-LTLFireability-07
[[35mlola[0m][I] time limit : 481 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for Peterson-PT-6-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 Peterson-PT-6-LTLFireability-06
[[35mlola[0m][I] time limit : 577 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 5/577 3/2000 Peterson-PT-6-LTLFireability-06 277121 m, 55424 m/sec, 499319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 10/577 6/2000 Peterson-PT-6-LTLFireability-06 569834 m, 58542 m/sec, 1041080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 15/577 9/2000 Peterson-PT-6-LTLFireability-06 862094 m, 58452 m/sec, 1566780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 20/577 11/2000 Peterson-PT-6-LTLFireability-06 1146242 m, 56829 m/sec, 2107572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 25/577 14/2000 Peterson-PT-6-LTLFireability-06 1455182 m, 61788 m/sec, 2614332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 30/577 17/2000 Peterson-PT-6-LTLFireability-06 1757173 m, 60398 m/sec, 3113367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 35/577 20/2000 Peterson-PT-6-LTLFireability-06 2058274 m, 60220 m/sec, 3612249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 40/577 23/2000 Peterson-PT-6-LTLFireability-06 2364137 m, 61172 m/sec, 4112074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 45/577 26/2000 Peterson-PT-6-LTLFireability-06 2663080 m, 59788 m/sec, 4608790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 50/577 28/2000 Peterson-PT-6-LTLFireability-06 2962038 m, 59791 m/sec, 5097257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 55/577 31/2000 Peterson-PT-6-LTLFireability-06 3256957 m, 58983 m/sec, 5588973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 60/577 34/2000 Peterson-PT-6-LTLFireability-06 3550122 m, 58633 m/sec, 6077582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 65/577 36/2000 Peterson-PT-6-LTLFireability-06 3847731 m, 59521 m/sec, 6570844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 70/577 39/2000 Peterson-PT-6-LTLFireability-06 4143843 m, 59222 m/sec, 7055821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 75/577 42/2000 Peterson-PT-6-LTLFireability-06 4412947 m, 53820 m/sec, 7597378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 80/577 44/2000 Peterson-PT-6-LTLFireability-06 4667589 m, 50928 m/sec, 8148423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 85/577 46/2000 Peterson-PT-6-LTLFireability-06 4920812 m, 50644 m/sec, 8697619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 90/577 49/2000 Peterson-PT-6-LTLFireability-06 5179294 m, 51696 m/sec, 9255090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 95/577 51/2000 Peterson-PT-6-LTLFireability-06 5433942 m, 50929 m/sec, 9798587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 100/577 53/2000 Peterson-PT-6-LTLFireability-06 5684937 m, 50199 m/sec, 10346415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 105/577 55/2000 Peterson-PT-6-LTLFireability-06 5934819 m, 49976 m/sec, 10890121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 110/577 58/2000 Peterson-PT-6-LTLFireability-06 6185808 m, 50197 m/sec, 11436209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 115/577 60/2000 Peterson-PT-6-LTLFireability-06 6436547 m, 50147 m/sec, 11976968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 120/577 62/2000 Peterson-PT-6-LTLFireability-06 6698250 m, 52340 m/sec, 12524383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 125/577 65/2000 Peterson-PT-6-LTLFireability-06 6954589 m, 51267 m/sec, 13078211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 130/577 67/2000 Peterson-PT-6-LTLFireability-06 7209465 m, 50975 m/sec, 13630369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 135/577 70/2000 Peterson-PT-6-LTLFireability-06 7467912 m, 51689 m/sec, 14188477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 140/577 72/2000 Peterson-PT-6-LTLFireability-06 7723642 m, 51146 m/sec, 14737224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 145/577 74/2000 Peterson-PT-6-LTLFireability-06 7975869 m, 50445 m/sec, 15284892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 150/577 77/2000 Peterson-PT-6-LTLFireability-06 8224999 m, 49826 m/sec, 15829281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 155/577 79/2000 Peterson-PT-6-LTLFireability-06 8477872 m, 50574 m/sec, 16372220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 160/577 81/2000 Peterson-PT-6-LTLFireability-06 8728472 m, 50120 m/sec, 16916823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 165/577 83/2000 Peterson-PT-6-LTLFireability-06 8987720 m, 51849 m/sec, 17444332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 170/577 86/2000 Peterson-PT-6-LTLFireability-06 9247707 m, 51997 m/sec, 18003521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 175/577 88/2000 Peterson-PT-6-LTLFireability-06 9478982 m, 46255 m/sec, 18647232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 180/577 90/2000 Peterson-PT-6-LTLFireability-06 9707681 m, 45739 m/sec, 19286221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 185/577 93/2000 Peterson-PT-6-LTLFireability-06 9972469 m, 52957 m/sec, 19852308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 190/577 95/2000 Peterson-PT-6-LTLFireability-06 10192332 m, 43972 m/sec, 20500877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 195/577 96/2000 Peterson-PT-6-LTLFireability-06 10381859 m, 37905 m/sec, 21201532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 200/577 98/2000 Peterson-PT-6-LTLFireability-06 10620530 m, 47734 m/sec, 21807411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 205/577 100/2000 Peterson-PT-6-LTLFireability-06 10827489 m, 41391 m/sec, 22462520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 210/577 102/2000 Peterson-PT-6-LTLFireability-06 11015463 m, 37594 m/sec, 23165576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 215/577 104/2000 Peterson-PT-6-LTLFireability-06 11270919 m, 51091 m/sec, 23739912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 220/577 107/2000 Peterson-PT-6-LTLFireability-06 11549394 m, 55695 m/sec, 24271869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 225/577 109/2000 Peterson-PT-6-LTLFireability-06 11739981 m, 38117 m/sec, 24949898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 230/577 110/2000 Peterson-PT-6-LTLFireability-06 11911486 m, 34301 m/sec, 25657790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 235/577 112/2000 Peterson-PT-6-LTLFireability-06 12095611 m, 36825 m/sec, 26347362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 240/577 114/2000 Peterson-PT-6-LTLFireability-06 12355063 m, 51890 m/sec, 26901610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 245/577 116/2000 Peterson-PT-6-LTLFireability-06 12569996 m, 42986 m/sec, 27521011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 250/577 118/2000 Peterson-PT-6-LTLFireability-06 12736447 m, 33290 m/sec, 28222666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 255/577 119/2000 Peterson-PT-6-LTLFireability-06 12934298 m, 39570 m/sec, 28891625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 260/577 121/2000 Peterson-PT-6-LTLFireability-06 13150524 m, 43245 m/sec, 29519228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 265/577 124/2000 Peterson-PT-6-LTLFireability-06 13428927 m, 55680 m/sec, 30042248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 270/577 125/2000 Peterson-PT-6-LTLFireability-06 13630012 m, 40217 m/sec, 30693591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 275/577 127/2000 Peterson-PT-6-LTLFireability-06 13793926 m, 32782 m/sec, 31405950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 280/577 128/2000 Peterson-PT-6-LTLFireability-06 13977988 m, 36812 m/sec, 32091630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 285/577 130/2000 Peterson-PT-6-LTLFireability-06 14168693 m, 38141 m/sec, 32756552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 290/577 132/2000 Peterson-PT-6-LTLFireability-06 14437541 m, 53769 m/sec, 33281324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 295/577 133/2000 Peterson-PT-6-LTLFireability-06 14611718 m, 34835 m/sec, 33970673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 300/577 135/2000 Peterson-PT-6-LTLFireability-06 14775500 m, 32756 m/sec, 34675098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 305/577 136/2000 Peterson-PT-6-LTLFireability-06 14969191 m, 38738 m/sec, 35339572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 310/577 138/2000 Peterson-PT-6-LTLFireability-06 15134710 m, 33103 m/sec, 36021259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 315/577 140/2000 Peterson-PT-6-LTLFireability-06 15328467 m, 38751 m/sec, 36677027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 320/577 142/2000 Peterson-PT-6-LTLFireability-06 15564509 m, 47208 m/sec, 37293223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 325/577 144/2000 Peterson-PT-6-LTLFireability-06 15834713 m, 54040 m/sec, 37839304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 330/577 146/2000 Peterson-PT-6-LTLFireability-06 16034972 m, 40051 m/sec, 38503352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 335/577 148/2000 Peterson-PT-6-LTLFireability-06 16222344 m, 37474 m/sec, 39189767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 340/577 150/2000 Peterson-PT-6-LTLFireability-06 16467979 m, 49127 m/sec, 39771857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 345/577 152/2000 Peterson-PT-6-LTLFireability-06 16659729 m, 38350 m/sec, 40440112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 350/577 153/2000 Peterson-PT-6-LTLFireability-06 16846205 m, 37295 m/sec, 41128550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 355/577 156/2000 Peterson-PT-6-LTLFireability-06 17101112 m, 50981 m/sec, 41688197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 360/577 157/2000 Peterson-PT-6-LTLFireability-06 17285830 m, 36943 m/sec, 42367916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 365/577 159/2000 Peterson-PT-6-LTLFireability-06 17495320 m, 41898 m/sec, 43002770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 370/577 161/2000 Peterson-PT-6-LTLFireability-06 17698518 m, 40639 m/sec, 43644966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 375/577 162/2000 Peterson-PT-6-LTLFireability-06 17890890 m, 38474 m/sec, 44317407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 380/577 164/2000 Peterson-PT-6-LTLFireability-06 18141692 m, 50160 m/sec, 44786868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 385/577 167/2000 Peterson-PT-6-LTLFireability-06 18420921 m, 55845 m/sec, 45293100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 390/577 169/2000 Peterson-PT-6-LTLFireability-06 18684043 m, 52624 m/sec, 45822424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 395/577 171/2000 Peterson-PT-6-LTLFireability-06 18869515 m, 37094 m/sec, 46400217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 400/577 172/2000 Peterson-PT-6-LTLFireability-06 19043431 m, 34783 m/sec, 47074981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 405/577 174/2000 Peterson-PT-6-LTLFireability-06 19213483 m, 34010 m/sec, 47763977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 410/577 175/2000 Peterson-PT-6-LTLFireability-06 19379237 m, 33150 m/sec, 48440514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 415/577 177/2000 Peterson-PT-6-LTLFireability-06 19558407 m, 35834 m/sec, 49035779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 420/577 178/2000 Peterson-PT-6-LTLFireability-06 19729418 m, 34202 m/sec, 49728417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 425/577 180/2000 Peterson-PT-6-LTLFireability-06 19902584 m, 34633 m/sec, 50403507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 430/577 182/2000 Peterson-PT-6-LTLFireability-06 20173504 m, 54184 m/sec, 50915013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 435/577 184/2000 Peterson-PT-6-LTLFireability-06 20429979 m, 51295 m/sec, 51447603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 440/577 186/2000 Peterson-PT-6-LTLFireability-06 20618644 m, 37733 m/sec, 52089029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 445/577 187/2000 Peterson-PT-6-LTLFireability-06 20790883 m, 34447 m/sec, 52758757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 450/577 188/2000 Peterson-PT-6-LTLFireability-06 20955542 m, 32931 m/sec, 53450423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 455/577 190/2000 Peterson-PT-6-LTLFireability-06 21132962 m, 35484 m/sec, 54115528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 460/577 191/2000 Peterson-PT-6-LTLFireability-06 21311847 m, 35777 m/sec, 54795488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 465/577 193/2000 Peterson-PT-6-LTLFireability-06 21483617 m, 34354 m/sec, 55489407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 470/577 195/2000 Peterson-PT-6-LTLFireability-06 21718841 m, 47044 m/sec, 56064838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 475/577 197/2000 Peterson-PT-6-LTLFireability-06 21981161 m, 52464 m/sec, 56586338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 480/577 200/2000 Peterson-PT-6-LTLFireability-06 22254932 m, 54754 m/sec, 57100064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 485/577 202/2000 Peterson-PT-6-LTLFireability-06 22516304 m, 52274 m/sec, 57637311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 490/577 204/2000 Peterson-PT-6-LTLFireability-06 22718992 m, 40537 m/sec, 58257310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 495/577 205/2000 Peterson-PT-6-LTLFireability-06 22905898 m, 37381 m/sec, 58905187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 500/577 206/2000 Peterson-PT-6-LTLFireability-06 23074456 m, 33711 m/sec, 59597109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 505/577 207/2000 Peterson-PT-6-LTLFireability-06 23211735 m, 27455 m/sec, 60334399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 510/577 209/2000 Peterson-PT-6-LTLFireability-06 23374479 m, 32548 m/sec, 61032074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 515/577 210/2000 Peterson-PT-6-LTLFireability-06 23569360 m, 38976 m/sec, 61672831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 520/577 212/2000 Peterson-PT-6-LTLFireability-06 23734930 m, 33114 m/sec, 62378631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 525/577 213/2000 Peterson-PT-6-LTLFireability-06 23879700 m, 28954 m/sec, 63105788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 530/577 215/2000 Peterson-PT-6-LTLFireability-06 24083627 m, 40785 m/sec, 63729649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 535/577 217/2000 Peterson-PT-6-LTLFireability-06 24349058 m, 53086 m/sec, 64251525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 540/577 219/2000 Peterson-PT-6-LTLFireability-06 24606569 m, 51502 m/sec, 64779298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 545/577 221/2000 Peterson-PT-6-LTLFireability-06 24793419 m, 37370 m/sec, 65425079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 550/577 222/2000 Peterson-PT-6-LTLFireability-06 24985543 m, 38424 m/sec, 66055302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 555/577 223/2000 Peterson-PT-6-LTLFireability-06 25146880 m, 32267 m/sec, 66750371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 560/577 224/2000 Peterson-PT-6-LTLFireability-06 25279323 m, 26488 m/sec, 67483514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 565/577 226/2000 Peterson-PT-6-LTLFireability-06 25445086 m, 33152 m/sec, 68178634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 570/577 227/2000 Peterson-PT-6-LTLFireability-06 25641945 m, 39371 m/sec, 68819592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 575/577 229/2000 Peterson-PT-6-LTLFireability-06 25804495 m, 32510 m/sec, 69530362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 27 (type EXCL) for Peterson-PT-6-LTLFireability-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 Peterson-PT-6-LTLFireability-04
[[35mlola[0m][I] time limit : 577 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 Peterson-PT-6-LTLFireability-06
[[35mlola[0m][I] time limit : 2309 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for Peterson-PT-6-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 5/577 3/5 Peterson-PT-6-LTLFireability-06 292410 m, -5102417 m/sec, 522882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 27 (type EXCL) for Peterson-PT-6-LTLFireability-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPeterson-PT-6-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Peterson-PT-6-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 Peterson-PT-6-LTLFireability-02
[[35mlola[0m][I] time limit : 766 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for Peterson-PT-6-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 3 Peterson-PT-6-LTLFireability-01
[[35mlola[0m][I] time limit : 1149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for Peterson-PT-6-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 120
[[35mlola[0m][I] fired transitions : 252
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Peterson-PT-6-LTLFireability-00
[[35mlola[0m][I] time limit : 2299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for Peterson-PT-6-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 34
[[35mlola[0m][I] fired transitions : 34
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open tasks 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Peterson-PT-6"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Peterson-PT-6, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408500284"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Peterson-PT-6.tgz
mv Peterson-PT-6 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;