About the Execution of LoLA for PermAdmissibility-PT-20
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16208.771 | 1234656.00 | 1802150.00 | 3848.90 | ??????F???FF???? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408300188.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PermAdmissibility-PT-20, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408300188
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 15K Apr 12 09:06 CTLCardinality.txt
-rw-r--r-- 1 mcc users 135K Apr 12 09:06 CTLCardinality.xml
-rw-r--r-- 1 mcc users 41K Apr 12 09:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 207K Apr 12 09:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 20K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 76K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 20K Apr 12 09:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 171K Apr 12 09:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 100K Apr 12 09:12 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 504K Apr 12 09:12 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.9K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 336K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-00
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-01
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-02
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-03
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-04
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-05
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-06
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-07
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-08
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-09
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-10
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-11
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-12
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-13
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-14
FORMULA_NAME PermAdmissibility-PT-20-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717105516483
FORMULA PermAdmissibility-PT-20-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-20-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-20-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717106751139
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/FNDP) for 18 PermAdmissibility-PT-20-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/EQUN) for 18 PermAdmissibility-PT-20-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 18 PermAdmissibility-PT-20-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for PermAdmissibility-PT-20-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 62 (type FNDP) for PermAdmissibility-PT-20-LTLFireability-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for PermAdmissibility-PT-20-LTLFireability-06 (obsolete)
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/FNDP) for PermAdmissibility-PT-20-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/EQUN) for PermAdmissibility-PT-20-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 41 PermAdmissibility-PT-20-LTLFireability-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for PermAdmissibility-PT-20-LTLFireability-11
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-30 21:45:16] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 PermAdmissibility-PT-20-LTLFireability-09
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 18 PermAdmissibility-PT-20-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 18 PermAdmissibility-PT-20-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type FNDP) for 34 PermAdmissibility-PT-20-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for PermAdmissibility-PT-20-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 66 (type FNDP) for PermAdmissibility-PT-20-LTLFireability-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 71 (type EQUN) for 34 PermAdmissibility-PT-20-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for PermAdmissibility-PT-20-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 70 (type FNDP) for PermAdmissibility-PT-20-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 71 (type EQUN) for PermAdmissibility-PT-20-LTLFireability-10 (obsolete)
[[35mlola[0m][I] FINISHED task # 71 (type EQUN) for PermAdmissibility-PT-20-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/276 3/2000 PermAdmissibility-PT-20-LTLFireability-09 445296 m, 89059 m/sec, 3019375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/276 6/2000 PermAdmissibility-PT-20-LTLFireability-09 892366 m, 89414 m/sec, 5958788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/276 9/2000 PermAdmissibility-PT-20-LTLFireability-09 1321527 m, 85832 m/sec, 8848846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/276 11/2000 PermAdmissibility-PT-20-LTLFireability-09 1651267 m, 65948 m/sec, 12090908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 25/276 14/2000 PermAdmissibility-PT-20-LTLFireability-09 1981651 m, 66076 m/sec, 15171022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 30/276 16/2000 PermAdmissibility-PT-20-LTLFireability-09 2294128 m, 62495 m/sec, 18176787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 35/276 18/2000 PermAdmissibility-PT-20-LTLFireability-09 2634238 m, 68022 m/sec, 21095591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 40/276 20/2000 PermAdmissibility-PT-20-LTLFireability-09 2968484 m, 66849 m/sec, 24102429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 45/276 22/2000 PermAdmissibility-PT-20-LTLFireability-09 3295231 m, 65349 m/sec, 27024165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 50/276 24/2000 PermAdmissibility-PT-20-LTLFireability-09 3592473 m, 59448 m/sec, 30058603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 55/276 26/2000 PermAdmissibility-PT-20-LTLFireability-09 3942173 m, 69940 m/sec, 33021623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 60/276 28/2000 PermAdmissibility-PT-20-LTLFireability-09 4261357 m, 63836 m/sec, 36006064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 65/276 31/2000 PermAdmissibility-PT-20-LTLFireability-09 4577755 m, 63279 m/sec, 38892724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 70/276 33/2000 PermAdmissibility-PT-20-LTLFireability-09 4898182 m, 64085 m/sec, 41825414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 75/276 35/2000 PermAdmissibility-PT-20-LTLFireability-09 5197642 m, 59892 m/sec, 44816013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 80/276 37/2000 PermAdmissibility-PT-20-LTLFireability-09 5513164 m, 63104 m/sec, 47724080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 85/276 39/2000 PermAdmissibility-PT-20-LTLFireability-09 5802582 m, 57883 m/sec, 50582147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 90/276 41/2000 PermAdmissibility-PT-20-LTLFireability-09 6101751 m, 59833 m/sec, 53366329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 95/276 42/2000 PermAdmissibility-PT-20-LTLFireability-09 6392335 m, 58116 m/sec, 56119004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 100/276 44/2000 PermAdmissibility-PT-20-LTLFireability-09 6672140 m, 55961 m/sec, 58912424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 105/276 46/2000 PermAdmissibility-PT-20-LTLFireability-09 6955154 m, 56602 m/sec, 61643485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 110/276 48/2000 PermAdmissibility-PT-20-LTLFireability-09 7218379 m, 52645 m/sec, 64373192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 115/276 49/2000 PermAdmissibility-PT-20-LTLFireability-09 7479619 m, 52248 m/sec, 67217863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 120/276 51/2000 PermAdmissibility-PT-20-LTLFireability-09 7727826 m, 49641 m/sec, 70278271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 125/276 53/2000 PermAdmissibility-PT-20-LTLFireability-09 7964392 m, 47313 m/sec, 73203039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 130/276 54/2000 PermAdmissibility-PT-20-LTLFireability-09 8199796 m, 47080 m/sec, 76000096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 135/276 56/2000 PermAdmissibility-PT-20-LTLFireability-09 8446930 m, 49426 m/sec, 78836788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 140/276 57/2000 PermAdmissibility-PT-20-LTLFireability-09 8676857 m, 45985 m/sec, 81722851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 145/276 59/2000 PermAdmissibility-PT-20-LTLFireability-09 8920358 m, 48700 m/sec, 84634193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 150/276 61/2000 PermAdmissibility-PT-20-LTLFireability-09 9188990 m, 53726 m/sec, 87554138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 155/276 63/2000 PermAdmissibility-PT-20-LTLFireability-09 9500993 m, 62400 m/sec, 90446736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 160/276 65/2000 PermAdmissibility-PT-20-LTLFireability-09 9791401 m, 58081 m/sec, 93292981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 165/276 66/2000 PermAdmissibility-PT-20-LTLFireability-09 10068915 m, 55502 m/sec, 96025639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 170/276 68/2000 PermAdmissibility-PT-20-LTLFireability-09 10342397 m, 54696 m/sec, 98853111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 175/276 70/2000 PermAdmissibility-PT-20-LTLFireability-09 10622084 m, 55937 m/sec, 101548760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 180/276 72/2000 PermAdmissibility-PT-20-LTLFireability-09 10896068 m, 54796 m/sec, 104331253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 185/276 74/2000 PermAdmissibility-PT-20-LTLFireability-09 11169141 m, 54614 m/sec, 106980806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 190/276 75/2000 PermAdmissibility-PT-20-LTLFireability-09 11419561 m, 50084 m/sec, 109722629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 195/276 77/2000 PermAdmissibility-PT-20-LTLFireability-09 11674743 m, 51036 m/sec, 112504916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 200/276 79/2000 PermAdmissibility-PT-20-LTLFireability-09 11953539 m, 55759 m/sec, 115311129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 205/276 80/2000 PermAdmissibility-PT-20-LTLFireability-09 12216180 m, 52528 m/sec, 118180928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 210/276 82/2000 PermAdmissibility-PT-20-LTLFireability-09 12483777 m, 53519 m/sec, 121017354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 215/276 84/2000 PermAdmissibility-PT-20-LTLFireability-09 12766682 m, 56581 m/sec, 123817738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 220/276 86/2000 PermAdmissibility-PT-20-LTLFireability-09 13012799 m, 49223 m/sec, 126638088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 225/276 88/2000 PermAdmissibility-PT-20-LTLFireability-09 13336339 m, 64708 m/sec, 129542739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 230/276 90/2000 PermAdmissibility-PT-20-LTLFireability-09 13644550 m, 61642 m/sec, 132402025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 235/276 92/2000 PermAdmissibility-PT-20-LTLFireability-09 13940380 m, 59166 m/sec, 135216081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 240/276 94/2000 PermAdmissibility-PT-20-LTLFireability-09 14236359 m, 59195 m/sec, 138060921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 245/276 96/2000 PermAdmissibility-PT-20-LTLFireability-09 14518574 m, 56443 m/sec, 140899167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 250/276 97/2000 PermAdmissibility-PT-20-LTLFireability-09 14782235 m, 52732 m/sec, 143648562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 255/276 99/2000 PermAdmissibility-PT-20-LTLFireability-09 15055269 m, 54606 m/sec, 146480574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 260/276 101/2000 PermAdmissibility-PT-20-LTLFireability-09 15328261 m, 54598 m/sec, 149304595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 265/276 103/2000 PermAdmissibility-PT-20-LTLFireability-09 15589309 m, 52209 m/sec, 152074211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 270/276 104/2000 PermAdmissibility-PT-20-LTLFireability-09 15880072 m, 58152 m/sec, 154788240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 275/276 107/2000 PermAdmissibility-PT-20-LTLFireability-09 16231669 m, 70319 m/sec, 157513745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for PermAdmissibility-PT-20-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 PermAdmissibility-PT-20-LTLFireability-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 PermAdmissibility-PT-20-LTLFireability-09
[[35mlola[0m][I] time limit : 3320 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/3320 4/5 PermAdmissibility-PT-20-LTLFireability-09 461512 m, -3154031 m/sec, 3144177 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 5/276 4/2000 PermAdmissibility-PT-20-LTLFireability-15 523631 m, 104726 m/sec, 3081666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for PermAdmissibility-PT-20-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 10/255 7/2000 PermAdmissibility-PT-20-LTLFireability-15 937878 m, 82849 m/sec, 6407449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 15/276 9/2000 PermAdmissibility-PT-20-LTLFireability-15 1358339 m, 84092 m/sec, 9673619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 20/276 12/2000 PermAdmissibility-PT-20-LTLFireability-15 1801946 m, 88721 m/sec, 12849143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 25/276 15/2000 PermAdmissibility-PT-20-LTLFireability-15 2246748 m, 88960 m/sec, 15980852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 30/276 18/2000 PermAdmissibility-PT-20-LTLFireability-15 2661597 m, 82969 m/sec, 19145122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 35/276 20/2000 PermAdmissibility-PT-20-LTLFireability-15 3072699 m, 82220 m/sec, 22266235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 40/276 23/2000 PermAdmissibility-PT-20-LTLFireability-15 3531065 m, 91673 m/sec, 25322008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 45/276 26/2000 PermAdmissibility-PT-20-LTLFireability-15 3996970 m, 93181 m/sec, 28334871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 50/276 29/2000 PermAdmissibility-PT-20-LTLFireability-15 4396760 m, 79958 m/sec, 31479527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 55/276 31/2000 PermAdmissibility-PT-20-LTLFireability-15 4773216 m, 75291 m/sec, 34595419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 60/276 34/2000 PermAdmissibility-PT-20-LTLFireability-15 5132669 m, 71890 m/sec, 37578674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 65/276 36/2000 PermAdmissibility-PT-20-LTLFireability-15 5515745 m, 76615 m/sec, 40611432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 70/276 39/2000 PermAdmissibility-PT-20-LTLFireability-15 5902126 m, 77276 m/sec, 43664296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 75/276 41/2000 PermAdmissibility-PT-20-LTLFireability-15 6312453 m, 82065 m/sec, 46601492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 80/276 44/2000 PermAdmissibility-PT-20-LTLFireability-15 6731782 m, 83865 m/sec, 49639084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 85/276 46/2000 PermAdmissibility-PT-20-LTLFireability-15 7107774 m, 75198 m/sec, 52656917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 90/276 49/2000 PermAdmissibility-PT-20-LTLFireability-15 7470188 m, 72482 m/sec, 55884735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 95/276 51/2000 PermAdmissibility-PT-20-LTLFireability-15 7779397 m, 61841 m/sec, 59357338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 100/276 53/2000 PermAdmissibility-PT-20-LTLFireability-15 8096505 m, 63421 m/sec, 62725181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 105/276 55/2000 PermAdmissibility-PT-20-LTLFireability-15 8385626 m, 57824 m/sec, 66100344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 110/276 57/2000 PermAdmissibility-PT-20-LTLFireability-15 8691732 m, 61221 m/sec, 69418101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 115/276 59/2000 PermAdmissibility-PT-20-LTLFireability-15 9054602 m, 72574 m/sec, 72482849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 120/276 61/2000 PermAdmissibility-PT-20-LTLFireability-15 9371350 m, 63349 m/sec, 75770050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 125/276 63/2000 PermAdmissibility-PT-20-LTLFireability-15 9692271 m, 64184 m/sec, 79009601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 130/276 65/2000 PermAdmissibility-PT-20-LTLFireability-15 9997011 m, 60948 m/sec, 82191466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 135/276 67/2000 PermAdmissibility-PT-20-LTLFireability-15 10318468 m, 64291 m/sec, 85317649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 140/276 69/2000 PermAdmissibility-PT-20-LTLFireability-15 10613051 m, 58916 m/sec, 88469769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 145/276 71/2000 PermAdmissibility-PT-20-LTLFireability-15 10921834 m, 61756 m/sec, 91413046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 150/276 73/2000 PermAdmissibility-PT-20-LTLFireability-15 11234713 m, 62575 m/sec, 94504611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 155/276 75/2000 PermAdmissibility-PT-20-LTLFireability-15 11493069 m, 51671 m/sec, 97752459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 160/276 77/2000 PermAdmissibility-PT-20-LTLFireability-15 11830261 m, 67438 m/sec, 100774344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 165/276 79/2000 PermAdmissibility-PT-20-LTLFireability-15 12125103 m, 58968 m/sec, 103884680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 170/276 81/2000 PermAdmissibility-PT-20-LTLFireability-15 12450675 m, 65114 m/sec, 106954641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 175/276 83/2000 PermAdmissibility-PT-20-LTLFireability-15 12772886 m, 64442 m/sec, 109993385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 180/276 85/2000 PermAdmissibility-PT-20-LTLFireability-15 13133680 m, 72158 m/sec, 113001182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 185/276 88/2000 PermAdmissibility-PT-20-LTLFireability-15 13500159 m, 73295 m/sec, 115966939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 190/276 90/2000 PermAdmissibility-PT-20-LTLFireability-15 13825298 m, 65027 m/sec, 119080199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 195/276 92/2000 PermAdmissibility-PT-20-LTLFireability-15 14135689 m, 62078 m/sec, 122089442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 200/276 94/2000 PermAdmissibility-PT-20-LTLFireability-15 14436937 m, 60249 m/sec, 125158197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 205/276 95/2000 PermAdmissibility-PT-20-LTLFireability-15 14695529 m, 51718 m/sec, 128389360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 210/276 97/2000 PermAdmissibility-PT-20-LTLFireability-15 14965237 m, 53941 m/sec, 131585652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 215/276 99/2000 PermAdmissibility-PT-20-LTLFireability-15 15282603 m, 63473 m/sec, 134747607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 220/276 101/2000 PermAdmissibility-PT-20-LTLFireability-15 15560159 m, 55511 m/sec, 137932854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 225/276 103/2000 PermAdmissibility-PT-20-LTLFireability-15 15830278 m, 54023 m/sec, 141127067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 230/276 104/2000 PermAdmissibility-PT-20-LTLFireability-15 16099965 m, 53937 m/sec, 144264593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 235/276 106/2000 PermAdmissibility-PT-20-LTLFireability-15 16359221 m, 51851 m/sec, 147452740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 240/276 108/2000 PermAdmissibility-PT-20-LTLFireability-15 16633804 m, 54916 m/sec, 150583368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 245/276 110/2000 PermAdmissibility-PT-20-LTLFireability-15 16925910 m, 58421 m/sec, 153723418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 250/276 111/2000 PermAdmissibility-PT-20-LTLFireability-15 17166815 m, 48181 m/sec, 156903845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 255/276 113/2000 PermAdmissibility-PT-20-LTLFireability-15 17513408 m, 69318 m/sec, 159988530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 260/276 115/2000 PermAdmissibility-PT-20-LTLFireability-15 17801115 m, 57541 m/sec, 163307816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 265/276 117/2000 PermAdmissibility-PT-20-LTLFireability-15 18100008 m, 59778 m/sec, 166519032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 270/276 119/2000 PermAdmissibility-PT-20-LTLFireability-15 18385988 m, 57196 m/sec, 169737710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 275/276 121/2000 PermAdmissibility-PT-20-LTLFireability-15 18673057 m, 57413 m/sec, 172920964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 58 (type EXCL) for PermAdmissibility-PT-20-LTLFireability-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 PermAdmissibility-PT-20-LTLFireability-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 PermAdmissibility-PT-20-LTLFireability-15
[[35mlola[0m][I] time limit : 3040 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for PermAdmissibility-PT-20-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 36
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 5/276 4/5 PermAdmissibility-PT-20-LTLFireability-15 516530 m, -3631305 m/sec, 3035813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 58 (type EXCL) for PermAdmissibility-PT-20-LTLFireability-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 PermAdmissibility-PT-20-LTLFireability-13
[[35mlola[0m][I] time limit : 303 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 5/303 3/2000 PermAdmissibility-PT-20-LTLFireability-13 437078 m, 87415 m/sec, 2970332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 10/303 6/2000 PermAdmissibility-PT-20-LTLFireability-13 859372 m, 84458 m/sec, 5726079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 15/303 9/2000 PermAdmissibility-PT-20-LTLFireability-13 1263412 m, 80808 m/sec, 8440233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 20/303 11/2000 PermAdmissibility-PT-20-LTLFireability-13 1588641 m, 65045 m/sec, 11445088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 25/303 13/2000 PermAdmissibility-PT-20-LTLFireability-13 1895618 m, 61395 m/sec, 14369813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 30/303 15/2000 PermAdmissibility-PT-20-LTLFireability-13 2194805 m, 59837 m/sec, 17228481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 35/303 17/2000 PermAdmissibility-PT-20-LTLFireability-13 2504392 m, 61917 m/sec, 19996487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 40/303 19/2000 PermAdmissibility-PT-20-LTLFireability-13 2824191 m, 63959 m/sec, 22798617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 45/303 21/2000 PermAdmissibility-PT-20-LTLFireability-13 3120139 m, 59189 m/sec, 25553311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 50/303 23/2000 PermAdmissibility-PT-20-LTLFireability-13 3428278 m, 61627 m/sec, 28409414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 55/303 25/2000 PermAdmissibility-PT-20-LTLFireability-13 3727478 m, 59840 m/sec, 31194263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 60/303 27/2000 PermAdmissibility-PT-20-LTLFireability-13 4045915 m, 63687 m/sec, 34049182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 65/303 29/2000 PermAdmissibility-PT-20-LTLFireability-13 4348170 m, 60451 m/sec, 36802485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 70/303 31/2000 PermAdmissibility-PT-20-LTLFireability-13 4642305 m, 58827 m/sec, 39488219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 75/303 33/2000 PermAdmissibility-PT-20-LTLFireability-13 4943902 m, 60319 m/sec, 42255314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 80/303 35/2000 PermAdmissibility-PT-20-LTLFireability-13 5227668 m, 56753 m/sec, 45084992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 85/303 37/2000 PermAdmissibility-PT-20-LTLFireability-13 5522679 m, 59002 m/sec, 47830498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 90/303 39/2000 PermAdmissibility-PT-20-LTLFireability-13 5796629 m, 54790 m/sec, 50508984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 95/303 40/2000 PermAdmissibility-PT-20-LTLFireability-13 6078245 m, 56323 m/sec, 53139226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 100/303 42/2000 PermAdmissibility-PT-20-LTLFireability-13 6350699 m, 54490 m/sec, 55757577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 105/303 44/2000 PermAdmissibility-PT-20-LTLFireability-13 6614613 m, 52782 m/sec, 58410369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 110/303 46/2000 PermAdmissibility-PT-20-LTLFireability-13 6893346 m, 55746 m/sec, 61015107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 115/303 47/2000 PermAdmissibility-PT-20-LTLFireability-13 7144341 m, 50199 m/sec, 63629402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 120/303 49/2000 PermAdmissibility-PT-20-LTLFireability-13 7395475 m, 50226 m/sec, 66296346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 125/303 50/2000 PermAdmissibility-PT-20-LTLFireability-13 7639161 m, 48737 m/sec, 69188026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 130/303 52/2000 PermAdmissibility-PT-20-LTLFireability-13 7875006 m, 47169 m/sec, 72108906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 135/303 54/2000 PermAdmissibility-PT-20-LTLFireability-13 8120910 m, 49180 m/sec, 75022576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 140/303 55/2000 PermAdmissibility-PT-20-LTLFireability-13 8371493 m, 50116 m/sec, 77993410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 145/303 57/2000 PermAdmissibility-PT-20-LTLFireability-13 8614340 m, 48569 m/sec, 80946520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 150/303 58/2000 PermAdmissibility-PT-20-LTLFireability-13 8864715 m, 50075 m/sec, 83893053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 155/303 60/2000 PermAdmissibility-PT-20-LTLFireability-13 9103960 m, 47849 m/sec, 86872858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 160/303 62/2000 PermAdmissibility-PT-20-LTLFireability-13 9433225 m, 65853 m/sec, 89792684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 165/303 64/2000 PermAdmissibility-PT-20-LTLFireability-13 9721023 m, 57559 m/sec, 92624698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 170/303 66/2000 PermAdmissibility-PT-20-LTLFireability-13 10004065 m, 56608 m/sec, 95413846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 175/303 68/2000 PermAdmissibility-PT-20-LTLFireability-13 10273460 m, 53879 m/sec, 98187012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 180/303 70/2000 PermAdmissibility-PT-20-LTLFireability-13 10567208 m, 58749 m/sec, 100985263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 185/303 71/2000 PermAdmissibility-PT-20-LTLFireability-13 10821399 m, 50838 m/sec, 103532947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 190/303 73/2000 PermAdmissibility-PT-20-LTLFireability-13 11092610 m, 54242 m/sec, 106193000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 195/303 75/2000 PermAdmissibility-PT-20-LTLFireability-13 11321805 m, 45839 m/sec, 108753590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 200/303 76/2000 PermAdmissibility-PT-20-LTLFireability-13 11574805 m, 50600 m/sec, 111369416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 205/303 78/2000 PermAdmissibility-PT-20-LTLFireability-13 11822925 m, 49624 m/sec, 113944148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 210/303 79/2000 PermAdmissibility-PT-20-LTLFireability-13 12068756 m, 49166 m/sec, 116661134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 215/303 81/2000 PermAdmissibility-PT-20-LTLFireability-13 12320196 m, 50288 m/sec, 119295368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 220/303 83/2000 PermAdmissibility-PT-20-LTLFireability-13 12574005 m, 50761 m/sec, 121957101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 225/303 84/2000 PermAdmissibility-PT-20-LTLFireability-13 12822249 m, 49648 m/sec, 124522656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 230/303 86/2000 PermAdmissibility-PT-20-LTLFireability-13 13055716 m, 46693 m/sec, 127133499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 235/303 88/2000 PermAdmissibility-PT-20-LTLFireability-13 13369682 m, 62793 m/sec, 129844455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 240/303 90/2000 PermAdmissibility-PT-20-LTLFireability-13 13652684 m, 56600 m/sec, 132481714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 245/303 92/2000 PermAdmissibility-PT-20-LTLFireability-13 13925904 m, 54644 m/sec, 135084784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 250/303 93/2000 PermAdmissibility-PT-20-LTLFireability-13 14201204 m, 55060 m/sec, 137714945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 255/303 95/2000 PermAdmissibility-PT-20-LTLFireability-13 14464928 m, 52744 m/sec, 140360317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 260/303 97/2000 PermAdmissibility-PT-20-LTLFireability-13 14704785 m, 47971 m/sec, 142888415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 265/303 98/2000 PermAdmissibility-PT-20-LTLFireability-13 14965098 m, 52062 m/sec, 145533293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 270/303 100/2000 PermAdmissibility-PT-20-LTLFireability-13 15208309 m, 48642 m/sec, 148155864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 275/303 102/2000 PermAdmissibility-PT-20-LTLFireability-13 15468952 m, 52128 m/sec, 150782611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 280/303 103/2000 PermAdmissibility-PT-20-LTLFireability-13 15708753 m, 47960 m/sec, 153385190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 285/303 105/2000 PermAdmissibility-PT-20-LTLFireability-13 16035206 m, 65290 m/sec, 155947087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 290/303 107/2000 PermAdmissibility-PT-20-LTLFireability-13 16342736 m, 61506 m/sec, 158461015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 295/303 109/2000 PermAdmissibility-PT-20-LTLFireability-13 16616155 m, 54683 m/sec, 161000024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 LTL EXCL 300/303 111/2000 PermAdmissibility-PT-20-LTLFireability-13 16877550 m, 52279 m/sec, 163580559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 52 (type EXCL) for PermAdmissibility-PT-20-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 PermAdmissibility-PT-20-LTLFireability-08
[[35mlola[0m][I] time limit : 302 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 PermAdmissibility-PT-20-LTLFireability-13
[[35mlola[0m][I] time limit : 2725 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 5/302 4/2000 PermAdmissibility-PT-20-LTLFireability-08 475977 m, 95195 m/sec, 3050367 t fired, .
[[35mlola[0m][.] 52 LTL EXCL 5/2725 3/5 PermAdmissibility-PT-20-LTLFireability-13 419966 m, -3291516 m/sec, 2852162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 52 (type EXCL) for PermAdmissibility-PT-20-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 10/302 6/2000 PermAdmissibility-PT-20-LTLFireability-08 901686 m, 85141 m/sec, 6153059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 15/302 9/2000 PermAdmissibility-PT-20-LTLFireability-08 1350384 m, 89739 m/sec, 9147158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 20/302 12/2000 PermAdmissibility-PT-20-LTLFireability-08 1774310 m, 84785 m/sec, 12143752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 25/302 15/2000 PermAdmissibility-PT-20-LTLFireability-08 2248812 m, 94900 m/sec, 15110351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 30/302 18/2000 PermAdmissibility-PT-20-LTLFireability-08 2703361 m, 90909 m/sec, 18062290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 35/302 21/2000 PermAdmissibility-PT-20-LTLFireability-08 3144830 m, 88293 m/sec, 20991264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 40/302 23/2000 PermAdmissibility-PT-20-LTLFireability-08 3573242 m, 85682 m/sec, 23888075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 45/302 26/2000 PermAdmissibility-PT-20-LTLFireability-08 4007535 m, 86858 m/sec, 26888149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 50/302 28/2000 PermAdmissibility-PT-20-LTLFireability-08 4373563 m, 73205 m/sec, 30102736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 55/302 30/2000 PermAdmissibility-PT-20-LTLFireability-08 4681914 m, 61670 m/sec, 33397310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 60/302 32/2000 PermAdmissibility-PT-20-LTLFireability-08 4981851 m, 59987 m/sec, 36587005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 65/302 35/2000 PermAdmissibility-PT-20-LTLFireability-08 5325166 m, 68663 m/sec, 39600486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 70/302 37/2000 PermAdmissibility-PT-20-LTLFireability-08 5642898 m, 63546 m/sec, 42672971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 75/302 39/2000 PermAdmissibility-PT-20-LTLFireability-08 5962038 m, 63828 m/sec, 45709524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 80/302 41/2000 PermAdmissibility-PT-20-LTLFireability-08 6283750 m, 64342 m/sec, 48719913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 85/302 43/2000 PermAdmissibility-PT-20-LTLFireability-08 6591547 m, 61559 m/sec, 51791622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 90/302 45/2000 PermAdmissibility-PT-20-LTLFireability-08 6900744 m, 61839 m/sec, 54789967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 95/302 47/2000 PermAdmissibility-PT-20-LTLFireability-08 7240860 m, 68023 m/sec, 57735495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 100/302 49/2000 PermAdmissibility-PT-20-LTLFireability-08 7588822 m, 69592 m/sec, 60650335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 105/302 51/2000 PermAdmissibility-PT-20-LTLFireability-08 7936919 m, 69619 m/sec, 63600374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 110/302 53/2000 PermAdmissibility-PT-20-LTLFireability-08 8279783 m, 68572 m/sec, 66609967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 115/302 56/2000 PermAdmissibility-PT-20-LTLFireability-08 8620733 m, 68190 m/sec, 69584479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 120/302 58/2000 PermAdmissibility-PT-20-LTLFireability-08 8938422 m, 63537 m/sec, 72620876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 125/302 60/2000 PermAdmissibility-PT-20-LTLFireability-08 9245141 m, 61343 m/sec, 75597501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 130/302 62/2000 PermAdmissibility-PT-20-LTLFireability-08 9581466 m, 67265 m/sec, 78509010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 135/302 64/2000 PermAdmissibility-PT-20-LTLFireability-08 9927059 m, 69118 m/sec, 81538261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 140/302 66/2000 PermAdmissibility-PT-20-LTLFireability-08 10230290 m, 60646 m/sec, 84634345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 145/302 68/2000 PermAdmissibility-PT-20-LTLFireability-08 10532360 m, 60414 m/sec, 87663609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 150/302 70/2000 PermAdmissibility-PT-20-LTLFireability-08 10830171 m, 59562 m/sec, 90672387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 155/302 72/2000 PermAdmissibility-PT-20-LTLFireability-08 11177863 m, 69538 m/sec, 93550346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 632
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 160/302 74/2000 PermAdmissibility-PT-20-LTLFireability-08 11544932 m, 73413 m/sec, 96402393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 165/302 76/2000 PermAdmissibility-PT-20-LTLFireability-08 11871366 m, 65286 m/sec, 99474491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 642
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 170/302 78/2000 PermAdmissibility-PT-20-LTLFireability-08 12190501 m, 63827 m/sec, 102600462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 175/302 81/2000 PermAdmissibility-PT-20-LTLFireability-08 12532269 m, 68353 m/sec, 105675127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 654
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 180/302 82/2000 PermAdmissibility-PT-20-LTLFireability-08 12842982 m, 62142 m/sec, 108694890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 657
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 185/302 84/2000 PermAdmissibility-PT-20-LTLFireability-08 13147666 m, 60936 m/sec, 111593246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 190/302 86/2000 PermAdmissibility-PT-20-LTLFireability-08 13470899 m, 64646 m/sec, 114443318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 196/302 88/2000 PermAdmissibility-PT-20-LTLFireability-08 13740885 m, 53997 m/sec, 116735621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 263/302 88/2000 PermAdmissibility-PT-20-LTLFireability-08 13760529 m, 3928 m/sec, 116916713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-06: CONJ false state equation[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 359/302 88/2000 PermAdmissibility-PT-20-LTLFireability-08 13760778 m, 49 m/sec, 116918468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-PT-20"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PermAdmissibility-PT-20, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408300188"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-PT-20.tgz
mv PermAdmissibility-PT-20 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;