About the Execution of LoLA for PermAdmissibility-PT-20
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16208.464 | 1188588.00 | 2020112.00 | 4735.70 | ?????????????F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408300187.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PermAdmissibility-PT-20, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408300187
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 15K Apr 12 09:06 CTLCardinality.txt
-rw-r--r-- 1 mcc users 135K Apr 12 09:06 CTLCardinality.xml
-rw-r--r-- 1 mcc users 41K Apr 12 09:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 207K Apr 12 09:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 20K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 76K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 20K Apr 12 09:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 171K Apr 12 09:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 100K Apr 12 09:12 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 504K Apr 12 09:12 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.9K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 336K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-00
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-01
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-02
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-03
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-04
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-05
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-06
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-07
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-08
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-09
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-10
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-11
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-12
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-13
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-14
FORMULA_NAME PermAdmissibility-PT-20-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717104314268
FORMULA PermAdmissibility-PT-20-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717105502856
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 39 PermAdmissibility-PT-20-LTLCardinality-13
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 39 PermAdmissibility-PT-20-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 39 PermAdmissibility-PT-20-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 57 (type FNDP) for PermAdmissibility-PT-20-LTLCardinality-13 (obsolete)
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for PermAdmissibility-PT-20-LTLCardinality-13 (obsolete)
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 12 PermAdmissibility-PT-20-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for PermAdmissibility-PT-20-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 321
[[35mlola[0m][I] fired transitions : 321
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for PermAdmissibility-PT-20-LTLCardinality-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for PermAdmissibility-PT-20-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 PermAdmissibility-PT-20-LTLCardinality-07
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-05-30 21:25:17] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 PermAdmissibility-PT-20-LTLCardinality-02
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/239 2/2000 PermAdmissibility-PT-20-LTLCardinality-02 193782 m, 38756 m/sec, 1687816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 10/239 3/2000 PermAdmissibility-PT-20-LTLCardinality-02 357150 m, 32673 m/sec, 3288160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 15/239 4/2000 PermAdmissibility-PT-20-LTLCardinality-02 533341 m, 35238 m/sec, 5016312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 20/239 5/2000 PermAdmissibility-PT-20-LTLCardinality-02 694339 m, 32199 m/sec, 6691571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 25/239 6/2000 PermAdmissibility-PT-20-LTLCardinality-02 870802 m, 35292 m/sec, 8450387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 30/239 7/2000 PermAdmissibility-PT-20-LTLCardinality-02 1027747 m, 31389 m/sec, 10136918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 35/239 8/2000 PermAdmissibility-PT-20-LTLCardinality-02 1191257 m, 32702 m/sec, 11889415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 40/239 9/2000 PermAdmissibility-PT-20-LTLCardinality-02 1362485 m, 34245 m/sec, 13606167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 45/239 10/2000 PermAdmissibility-PT-20-LTLCardinality-02 1518468 m, 31196 m/sec, 15275422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 50/239 11/2000 PermAdmissibility-PT-20-LTLCardinality-02 1666832 m, 29672 m/sec, 16912444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 55/239 12/2000 PermAdmissibility-PT-20-LTLCardinality-02 1825791 m, 31791 m/sec, 18665755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 60/239 14/2000 PermAdmissibility-PT-20-LTLCardinality-02 1991118 m, 33065 m/sec, 20344144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 65/239 15/2000 PermAdmissibility-PT-20-LTLCardinality-02 2145956 m, 30967 m/sec, 21996946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 70/239 15/2000 PermAdmissibility-PT-20-LTLCardinality-02 2291484 m, 29105 m/sec, 23609853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 75/239 16/2000 PermAdmissibility-PT-20-LTLCardinality-02 2436078 m, 28918 m/sec, 25235020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 80/239 17/2000 PermAdmissibility-PT-20-LTLCardinality-02 2594039 m, 31592 m/sec, 26994185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 85/239 19/2000 PermAdmissibility-PT-20-LTLCardinality-02 2777861 m, 36764 m/sec, 28841955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 90/239 20/2000 PermAdmissibility-PT-20-LTLCardinality-02 2954268 m, 35281 m/sec, 30712715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 95/239 21/2000 PermAdmissibility-PT-20-LTLCardinality-02 3121925 m, 33531 m/sec, 32532665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 100/239 22/2000 PermAdmissibility-PT-20-LTLCardinality-02 3277646 m, 31144 m/sec, 34353445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 105/239 23/2000 PermAdmissibility-PT-20-LTLCardinality-02 3441698 m, 32810 m/sec, 36184456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 110/239 24/2000 PermAdmissibility-PT-20-LTLCardinality-02 3592277 m, 30115 m/sec, 37945888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 115/239 25/2000 PermAdmissibility-PT-20-LTLCardinality-02 3735814 m, 28707 m/sec, 39700287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 120/239 26/2000 PermAdmissibility-PT-20-LTLCardinality-02 3888074 m, 30452 m/sec, 41565559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 125/239 27/2000 PermAdmissibility-PT-20-LTLCardinality-02 4051033 m, 32591 m/sec, 43363568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 130/239 28/2000 PermAdmissibility-PT-20-LTLCardinality-02 4196032 m, 28999 m/sec, 45098826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 135/239 29/2000 PermAdmissibility-PT-20-LTLCardinality-02 4334367 m, 27667 m/sec, 46809931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 140/239 30/2000 PermAdmissibility-PT-20-LTLCardinality-02 4473663 m, 27859 m/sec, 48553065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 145/239 31/2000 PermAdmissibility-PT-20-LTLCardinality-02 4618995 m, 29066 m/sec, 50357209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 150/239 32/2000 PermAdmissibility-PT-20-LTLCardinality-02 4756601 m, 27521 m/sec, 52143205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 155/239 33/2000 PermAdmissibility-PT-20-LTLCardinality-02 4922538 m, 33187 m/sec, 53943230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 160/239 34/2000 PermAdmissibility-PT-20-LTLCardinality-02 5063844 m, 28261 m/sec, 55670197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 165/239 34/2000 PermAdmissibility-PT-20-LTLCardinality-02 5201587 m, 27548 m/sec, 57369666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 170/239 35/2000 PermAdmissibility-PT-20-LTLCardinality-02 5337129 m, 27108 m/sec, 59074024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 175/239 36/2000 PermAdmissibility-PT-20-LTLCardinality-02 5467193 m, 26012 m/sec, 60794063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 180/239 37/2000 PermAdmissibility-PT-20-LTLCardinality-02 5601455 m, 26852 m/sec, 62485562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 185/239 38/2000 PermAdmissibility-PT-20-LTLCardinality-02 5751656 m, 30040 m/sec, 64356032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 190/239 39/2000 PermAdmissibility-PT-20-LTLCardinality-02 5884498 m, 26568 m/sec, 66132377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 195/239 40/2000 PermAdmissibility-PT-20-LTLCardinality-02 6048529 m, 32806 m/sec, 67932257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 200/239 41/2000 PermAdmissibility-PT-20-LTLCardinality-02 6189210 m, 28136 m/sec, 69663794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 205/239 42/2000 PermAdmissibility-PT-20-LTLCardinality-02 6329158 m, 27989 m/sec, 71384696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 210/239 43/2000 PermAdmissibility-PT-20-LTLCardinality-02 6462937 m, 26755 m/sec, 73070863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 215/239 44/2000 PermAdmissibility-PT-20-LTLCardinality-02 6596553 m, 26723 m/sec, 74780617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 220/239 44/2000 PermAdmissibility-PT-20-LTLCardinality-02 6724953 m, 25680 m/sec, 76445872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 225/239 45/2000 PermAdmissibility-PT-20-LTLCardinality-02 6857454 m, 26500 m/sec, 78169458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 230/239 46/2000 PermAdmissibility-PT-20-LTLCardinality-02 6990508 m, 26610 m/sec, 79888296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 235/239 47/2000 PermAdmissibility-PT-20-LTLCardinality-02 7133005 m, 28499 m/sec, 81728634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 PermAdmissibility-PT-20-LTLCardinality-15
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 PermAdmissibility-PT-20-LTLCardinality-02
[[35mlola[0m][I] time limit : 3357 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/239 2/5 PermAdmissibility-PT-20-LTLCardinality-02 209213 m, -1384758 m/sec, 1858743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 10/239 3/5 PermAdmissibility-PT-20-LTLCardinality-02 393541 m, 36865 m/sec, 3648394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 15/239 4/5 PermAdmissibility-PT-20-LTLCardinality-02 569924 m, 35276 m/sec, 5384085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 20/239 5/5 PermAdmissibility-PT-20-LTLCardinality-02 737915 m, 33598 m/sec, 7158550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 46 PermAdmissibility-PT-20-LTLCardinality-14
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 321
[[35mlola[0m][I] fired transitions : 321
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 PermAdmissibility-PT-20-LTLCardinality-11
[[35mlola[0m][I] time limit : 302 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 5/302 4/2000 PermAdmissibility-PT-20-LTLCardinality-11 540277 m, 108055 m/sec, 2693432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 10/302 7/2000 PermAdmissibility-PT-20-LTLCardinality-11 1017106 m, 95365 m/sec, 5480447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 15/302 10/2000 PermAdmissibility-PT-20-LTLCardinality-11 1430161 m, 82611 m/sec, 8381068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 20/302 12/2000 PermAdmissibility-PT-20-LTLCardinality-11 1809650 m, 75897 m/sec, 11271283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 25/302 15/2000 PermAdmissibility-PT-20-LTLCardinality-11 2234583 m, 84986 m/sec, 14080655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 30/302 18/2000 PermAdmissibility-PT-20-LTLCardinality-11 2641609 m, 81405 m/sec, 16755224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 35/302 21/2000 PermAdmissibility-PT-20-LTLCardinality-11 3083674 m, 88413 m/sec, 19473705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 40/302 23/2000 PermAdmissibility-PT-20-LTLCardinality-11 3486316 m, 80528 m/sec, 22162152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 45/302 26/2000 PermAdmissibility-PT-20-LTLCardinality-11 3851355 m, 73007 m/sec, 24778911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 50/302 28/2000 PermAdmissibility-PT-20-LTLCardinality-11 4268183 m, 83365 m/sec, 27216991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 55/302 31/2000 PermAdmissibility-PT-20-LTLCardinality-11 4620660 m, 70495 m/sec, 29937574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 60/302 33/2000 PermAdmissibility-PT-20-LTLCardinality-11 4954886 m, 66845 m/sec, 32676793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 65/302 36/2000 PermAdmissibility-PT-20-LTLCardinality-11 5386457 m, 86314 m/sec, 35220811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 70/302 38/2000 PermAdmissibility-PT-20-LTLCardinality-11 5736075 m, 69923 m/sec, 37871486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 75/302 41/2000 PermAdmissibility-PT-20-LTLCardinality-11 6171249 m, 87034 m/sec, 40466976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 80/302 44/2000 PermAdmissibility-PT-20-LTLCardinality-11 6580340 m, 81818 m/sec, 43008837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 85/302 46/2000 PermAdmissibility-PT-20-LTLCardinality-11 7004121 m, 84756 m/sec, 45640868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 90/302 49/2000 PermAdmissibility-PT-20-LTLCardinality-11 7424521 m, 84080 m/sec, 48292090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 95/302 52/2000 PermAdmissibility-PT-20-LTLCardinality-11 7850706 m, 85237 m/sec, 50934520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 100/302 55/2000 PermAdmissibility-PT-20-LTLCardinality-11 8239459 m, 77750 m/sec, 53540306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 105/302 57/2000 PermAdmissibility-PT-20-LTLCardinality-11 8585034 m, 69115 m/sec, 55990147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 110/302 59/2000 PermAdmissibility-PT-20-LTLCardinality-11 8938244 m, 70642 m/sec, 58506365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 115/302 62/2000 PermAdmissibility-PT-20-LTLCardinality-11 9387805 m, 89912 m/sec, 61062508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 120/302 65/2000 PermAdmissibility-PT-20-LTLCardinality-11 9784179 m, 79274 m/sec, 63805877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 125/302 67/2000 PermAdmissibility-PT-20-LTLCardinality-11 10154522 m, 74068 m/sec, 66452017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 130/302 70/2000 PermAdmissibility-PT-20-LTLCardinality-11 10592123 m, 87520 m/sec, 68994502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 135/302 73/2000 PermAdmissibility-PT-20-LTLCardinality-11 11023593 m, 86294 m/sec, 71417283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 140/302 75/2000 PermAdmissibility-PT-20-LTLCardinality-11 11376082 m, 70497 m/sec, 73952857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 145/302 77/2000 PermAdmissibility-PT-20-LTLCardinality-11 11717959 m, 68375 m/sec, 76464633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 150/302 79/2000 PermAdmissibility-PT-20-LTLCardinality-11 12062509 m, 68910 m/sec, 79006193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 155/302 82/2000 PermAdmissibility-PT-20-LTLCardinality-11 12375101 m, 62518 m/sec, 81507944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 160/302 84/2000 PermAdmissibility-PT-20-LTLCardinality-11 12736431 m, 72266 m/sec, 83972153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 165/302 86/2000 PermAdmissibility-PT-20-LTLCardinality-11 13025844 m, 57882 m/sec, 86475604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 170/302 88/2000 PermAdmissibility-PT-20-LTLCardinality-11 13374555 m, 69742 m/sec, 88913636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 175/302 90/2000 PermAdmissibility-PT-20-LTLCardinality-11 13719063 m, 68901 m/sec, 91408595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 180/302 93/2000 PermAdmissibility-PT-20-LTLCardinality-11 14084135 m, 73014 m/sec, 93851817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 185/302 95/2000 PermAdmissibility-PT-20-LTLCardinality-11 14452578 m, 73688 m/sec, 96401954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 190/302 97/2000 PermAdmissibility-PT-20-LTLCardinality-11 14806022 m, 70688 m/sec, 98904589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 195/302 99/2000 PermAdmissibility-PT-20-LTLCardinality-11 15133734 m, 65542 m/sec, 101361263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 200/302 102/2000 PermAdmissibility-PT-20-LTLCardinality-11 15504719 m, 74197 m/sec, 103851524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 205/302 104/2000 PermAdmissibility-PT-20-LTLCardinality-11 15836739 m, 66404 m/sec, 106429638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 210/302 106/2000 PermAdmissibility-PT-20-LTLCardinality-11 16208291 m, 74310 m/sec, 108919977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 215/302 109/2000 PermAdmissibility-PT-20-LTLCardinality-11 16615153 m, 81372 m/sec, 111647521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 220/302 112/2000 PermAdmissibility-PT-20-LTLCardinality-11 17001581 m, 77285 m/sec, 114478609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 225/302 114/2000 PermAdmissibility-PT-20-LTLCardinality-11 17334877 m, 66659 m/sec, 117418472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 230/302 116/2000 PermAdmissibility-PT-20-LTLCardinality-11 17636253 m, 60275 m/sec, 120338490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 235/302 118/2000 PermAdmissibility-PT-20-LTLCardinality-11 17960951 m, 64939 m/sec, 123210036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 240/302 120/2000 PermAdmissibility-PT-20-LTLCardinality-11 18333759 m, 74561 m/sec, 125882906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 245/302 122/2000 PermAdmissibility-PT-20-LTLCardinality-11 18645500 m, 62348 m/sec, 128764455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 250/302 124/2000 PermAdmissibility-PT-20-LTLCardinality-11 18965735 m, 64047 m/sec, 131565107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 255/302 127/2000 PermAdmissibility-PT-20-LTLCardinality-11 19300852 m, 67023 m/sec, 134304505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 260/302 129/2000 PermAdmissibility-PT-20-LTLCardinality-11 19605391 m, 60907 m/sec, 137104639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 265/302 130/2000 PermAdmissibility-PT-20-LTLCardinality-11 19855313 m, 49984 m/sec, 139929111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 270/302 133/2000 PermAdmissibility-PT-20-LTLCardinality-11 20220838 m, 73105 m/sec, 142595933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 275/302 135/2000 PermAdmissibility-PT-20-LTLCardinality-11 20584523 m, 72737 m/sec, 145251527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 280/302 137/2000 PermAdmissibility-PT-20-LTLCardinality-11 20903536 m, 63802 m/sec, 147848279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 285/302 139/2000 PermAdmissibility-PT-20-LTLCardinality-11 21167631 m, 52819 m/sec, 150560325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 290/302 141/2000 PermAdmissibility-PT-20-LTLCardinality-11 21447208 m, 55915 m/sec, 153289630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 295/302 143/2000 PermAdmissibility-PT-20-LTLCardinality-11 21772664 m, 65091 m/sec, 155986707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 300/302 145/2000 PermAdmissibility-PT-20-LTLCardinality-11 22070264 m, 59520 m/sec, 158672619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 34 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 PermAdmissibility-PT-20-LTLCardinality-10
[[35mlola[0m][I] time limit : 302 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 PermAdmissibility-PT-20-LTLCardinality-11
[[35mlola[0m][I] time limit : 3027 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 5/302 4/5 PermAdmissibility-PT-20-LTLCardinality-11 548052 m, -4304442 m/sec, 2745522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 34 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 PermAdmissibility-PT-20-LTLCardinality-09
[[35mlola[0m][I] time limit : 335 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 59
[[35mlola[0m][I] fired transitions : 104
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 PermAdmissibility-PT-20-LTLCardinality-06
[[35mlola[0m][I] time limit : 377 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 5/377 3/2000 PermAdmissibility-PT-20-LTLCardinality-06 463430 m, 92686 m/sec, 2949951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 10/377 6/2000 PermAdmissibility-PT-20-LTLCardinality-06 885525 m, 84419 m/sec, 5933920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 15/377 9/2000 PermAdmissibility-PT-20-LTLCardinality-06 1285611 m, 80017 m/sec, 8842665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 20/377 12/2000 PermAdmissibility-PT-20-LTLCardinality-06 1728712 m, 88620 m/sec, 11579262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 25/377 14/2000 PermAdmissibility-PT-20-LTLCardinality-06 2148824 m, 84022 m/sec, 14350458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 30/377 17/2000 PermAdmissibility-PT-20-LTLCardinality-06 2559430 m, 82121 m/sec, 17100739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 35/377 20/2000 PermAdmissibility-PT-20-LTLCardinality-06 2985433 m, 85200 m/sec, 19789113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 40/377 22/2000 PermAdmissibility-PT-20-LTLCardinality-06 3426793 m, 88272 m/sec, 22406810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 45/377 25/2000 PermAdmissibility-PT-20-LTLCardinality-06 3827300 m, 80101 m/sec, 25066660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 50/377 27/2000 PermAdmissibility-PT-20-LTLCardinality-06 4226095 m, 79759 m/sec, 27693190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 55/377 30/2000 PermAdmissibility-PT-20-LTLCardinality-06 4634302 m, 81641 m/sec, 30408631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 60/377 33/2000 PermAdmissibility-PT-20-LTLCardinality-06 5060259 m, 85191 m/sec, 33230679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 65/377 35/2000 PermAdmissibility-PT-20-LTLCardinality-06 5422697 m, 72487 m/sec, 36110801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 70/377 37/2000 PermAdmissibility-PT-20-LTLCardinality-06 5737932 m, 63047 m/sec, 39282900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 75/377 39/2000 PermAdmissibility-PT-20-LTLCardinality-06 6040966 m, 60606 m/sec, 42424050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 80/377 41/2000 PermAdmissibility-PT-20-LTLCardinality-06 6328817 m, 57570 m/sec, 45500795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 85/377 43/2000 PermAdmissibility-PT-20-LTLCardinality-06 6607064 m, 55649 m/sec, 48550752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 90/377 45/2000 PermAdmissibility-PT-20-LTLCardinality-06 6964952 m, 71577 m/sec, 51417699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 95/377 47/2000 PermAdmissibility-PT-20-LTLCardinality-06 7278055 m, 62620 m/sec, 54275094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 100/377 49/2000 PermAdmissibility-PT-20-LTLCardinality-06 7567447 m, 57878 m/sec, 57094163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 105/377 51/2000 PermAdmissibility-PT-20-LTLCardinality-06 7887324 m, 63975 m/sec, 59823238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 110/377 52/2000 PermAdmissibility-PT-20-LTLCardinality-06 8155984 m, 53732 m/sec, 62623484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 115/377 54/2000 PermAdmissibility-PT-20-LTLCardinality-06 8478623 m, 64527 m/sec, 65320370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 120/377 56/2000 PermAdmissibility-PT-20-LTLCardinality-06 8761973 m, 56670 m/sec, 68145372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 125/377 58/2000 PermAdmissibility-PT-20-LTLCardinality-06 9062400 m, 60085 m/sec, 70912745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 130/377 60/2000 PermAdmissibility-PT-20-LTLCardinality-06 9339533 m, 55426 m/sec, 73672210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 135/377 62/2000 PermAdmissibility-PT-20-LTLCardinality-06 9651483 m, 62390 m/sec, 76401997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 140/377 64/2000 PermAdmissibility-PT-20-LTLCardinality-06 9984698 m, 66643 m/sec, 79128696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 145/377 66/2000 PermAdmissibility-PT-20-LTLCardinality-06 10324650 m, 67990 m/sec, 81891530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 150/377 68/2000 PermAdmissibility-PT-20-LTLCardinality-06 10642142 m, 63498 m/sec, 84659225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 155/377 70/2000 PermAdmissibility-PT-20-LTLCardinality-06 10950624 m, 61696 m/sec, 87371884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 160/377 72/2000 PermAdmissibility-PT-20-LTLCardinality-06 11258898 m, 61654 m/sec, 90098666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 165/377 74/2000 PermAdmissibility-PT-20-LTLCardinality-06 11543388 m, 56898 m/sec, 92784766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 170/377 76/2000 PermAdmissibility-PT-20-LTLCardinality-06 11815047 m, 54331 m/sec, 95407028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 175/377 78/2000 PermAdmissibility-PT-20-LTLCardinality-06 12119077 m, 60806 m/sec, 98029627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 180/377 80/2000 PermAdmissibility-PT-20-LTLCardinality-06 12451429 m, 66470 m/sec, 100667178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 185/377 81/2000 PermAdmissibility-PT-20-LTLCardinality-06 12704773 m, 50668 m/sec, 103606543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 190/377 83/2000 PermAdmissibility-PT-20-LTLCardinality-06 12991164 m, 57278 m/sec, 106365509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 195/377 85/2000 PermAdmissibility-PT-20-LTLCardinality-06 13269897 m, 55746 m/sec, 109069667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 200/377 87/2000 PermAdmissibility-PT-20-LTLCardinality-06 13531741 m, 52368 m/sec, 111819530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 205/377 89/2000 PermAdmissibility-PT-20-LTLCardinality-06 13841707 m, 61993 m/sec, 114455124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 210/377 91/2000 PermAdmissibility-PT-20-LTLCardinality-06 14143018 m, 60262 m/sec, 117025637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 215/377 93/2000 PermAdmissibility-PT-20-LTLCardinality-06 14506990 m, 72794 m/sec, 119694595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 220/377 95/2000 PermAdmissibility-PT-20-LTLCardinality-06 14803736 m, 59349 m/sec, 122631826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 225/377 96/2000 PermAdmissibility-PT-20-LTLCardinality-06 15071531 m, 53559 m/sec, 125464241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 230/377 98/2000 PermAdmissibility-PT-20-LTLCardinality-06 15389325 m, 63558 m/sec, 128130056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 235/377 100/2000 PermAdmissibility-PT-20-LTLCardinality-06 15672424 m, 56619 m/sec, 130864824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 240/377 102/2000 PermAdmissibility-PT-20-LTLCardinality-06 15956214 m, 56758 m/sec, 133537448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 245/377 104/2000 PermAdmissibility-PT-20-LTLCardinality-06 16243677 m, 57492 m/sec, 136198677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 250/377 106/2000 PermAdmissibility-PT-20-LTLCardinality-06 16517769 m, 54818 m/sec, 138886053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 255/377 108/2000 PermAdmissibility-PT-20-LTLCardinality-06 16825995 m, 61645 m/sec, 141476516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 260/377 109/2000 PermAdmissibility-PT-20-LTLCardinality-06 17123394 m, 59479 m/sec, 144026683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 265/377 111/2000 PermAdmissibility-PT-20-LTLCardinality-06 17404901 m, 56301 m/sec, 146670442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 270/377 113/2000 PermAdmissibility-PT-20-LTLCardinality-06 17707601 m, 60540 m/sec, 149347487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 275/377 115/2000 PermAdmissibility-PT-20-LTLCardinality-06 17992782 m, 57036 m/sec, 151996396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 280/377 117/2000 PermAdmissibility-PT-20-LTLCardinality-06 18275426 m, 56528 m/sec, 154641597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 285/377 118/2000 PermAdmissibility-PT-20-LTLCardinality-06 18538352 m, 52585 m/sec, 157371907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 290/377 120/2000 PermAdmissibility-PT-20-LTLCardinality-06 18792261 m, 50781 m/sec, 160043991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 295/377 122/2000 PermAdmissibility-PT-20-LTLCardinality-06 19054230 m, 52393 m/sec, 162731609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 300/377 124/2000 PermAdmissibility-PT-20-LTLCardinality-06 19371557 m, 63465 m/sec, 165487865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 305/377 126/2000 PermAdmissibility-PT-20-LTLCardinality-06 19674235 m, 60535 m/sec, 168200374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 310/377 127/2000 PermAdmissibility-PT-20-LTLCardinality-06 19936711 m, 52495 m/sec, 170936051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 315/377 129/2000 PermAdmissibility-PT-20-LTLCardinality-06 20208208 m, 54299 m/sec, 173570673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 320/377 131/2000 PermAdmissibility-PT-20-LTLCardinality-06 20489988 m, 56356 m/sec, 176270745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 325/377 132/2000 PermAdmissibility-PT-20-LTLCardinality-06 20760415 m, 54085 m/sec, 178895351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 330/377 134/2000 PermAdmissibility-PT-20-LTLCardinality-06 21057046 m, 59326 m/sec, 181520514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 335/377 136/2000 PermAdmissibility-PT-20-LTLCardinality-06 21304171 m, 49425 m/sec, 184125027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 340/377 138/2000 PermAdmissibility-PT-20-LTLCardinality-06 21569688 m, 53103 m/sec, 186735101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 345/377 139/2000 PermAdmissibility-PT-20-LTLCardinality-06 21828402 m, 51742 m/sec, 189378477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 350/377 141/2000 PermAdmissibility-PT-20-LTLCardinality-06 22118087 m, 57937 m/sec, 191871917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 355/377 143/2000 PermAdmissibility-PT-20-LTLCardinality-06 22408958 m, 58174 m/sec, 194428107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 360/377 145/2000 PermAdmissibility-PT-20-LTLCardinality-06 22686045 m, 55417 m/sec, 197017829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 365/377 146/2000 PermAdmissibility-PT-20-LTLCardinality-06 22966408 m, 56072 m/sec, 199643149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 370/377 148/2000 PermAdmissibility-PT-20-LTLCardinality-06 23220382 m, 50794 m/sec, 202139204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 375/377 150/2000 PermAdmissibility-PT-20-LTLCardinality-06 23493786 m, 54680 m/sec, 204651707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 19 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PermAdmissibility-PT-20-LTLCardinality-05
[[35mlola[0m][I] time limit : 376 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 PermAdmissibility-PT-20-LTLCardinality-06
[[35mlola[0m][I] time limit : 2637 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2346
[[35mlola[0m][I] fired transitions : 2349
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 5/376 3/5 PermAdmissibility-PT-20-LTLCardinality-06 452262 m, -4608304 m/sec, 2838889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 19 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 PermAdmissibility-PT-20-LTLCardinality-04
[[35mlola[0m][I] time limit : 437 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 321
[[35mlola[0m][I] fired transitions : 321
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 PermAdmissibility-PT-20-LTLCardinality-01
[[35mlola[0m][I] time limit : 525 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 36
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 PermAdmissibility-PT-20-LTLCardinality-00
[[35mlola[0m][I] time limit : 656 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 322
[[35mlola[0m][I] fired transitions : 322
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 PermAdmissibility-PT-20-LTLCardinality-12
[[35mlola[0m][I] time limit : 875 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 PermAdmissibility-PT-20-LTLCardinality-08
[[35mlola[0m][I] time limit : 1313 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for PermAdmissibility-PT-20-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 PermAdmissibility-PT-20-LTLCardinality-03
[[35mlola[0m][I] time limit : 2627 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 5/2627 1/2000 PermAdmissibility-PT-20-LTLCardinality-03 103047 m, 20609 m/sec, 480422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 10/2627 2/2000 PermAdmissibility-PT-20-LTLCardinality-03 198698 m, 19130 m/sec, 1014760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 15/2627 2/2000 PermAdmissibility-PT-20-LTLCardinality-03 295445 m, 19349 m/sec, 1560081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 20/2627 3/2000 PermAdmissibility-PT-20-LTLCardinality-03 392643 m, 19439 m/sec, 2104662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 25/2627 4/2000 PermAdmissibility-PT-20-LTLCardinality-03 490691 m, 19609 m/sec, 2657690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 30/2627 4/2000 PermAdmissibility-PT-20-LTLCardinality-03 581505 m, 18162 m/sec, 3212863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 35/2627 5/2000 PermAdmissibility-PT-20-LTLCardinality-03 667596 m, 17218 m/sec, 3799635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 40/2627 6/2000 PermAdmissibility-PT-20-LTLCardinality-03 748978 m, 16276 m/sec, 4386137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 45/2627 6/2000 PermAdmissibility-PT-20-LTLCardinality-03 834223 m, 17049 m/sec, 4988404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 50/2627 7/2000 PermAdmissibility-PT-20-LTLCardinality-03 912308 m, 15617 m/sec, 5603915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 55/2627 7/2000 PermAdmissibility-PT-20-LTLCardinality-03 1002862 m, 18110 m/sec, 6150984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 60/2627 8/2000 PermAdmissibility-PT-20-LTLCardinality-03 1084210 m, 16269 m/sec, 6728415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 65/2627 8/2000 PermAdmissibility-PT-20-LTLCardinality-03 1162240 m, 15606 m/sec, 7323209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 70/2627 9/2000 PermAdmissibility-PT-20-LTLCardinality-03 1250253 m, 17602 m/sec, 7931519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 75/2627 9/2000 PermAdmissibility-PT-20-LTLCardinality-03 1333799 m, 16709 m/sec, 8540955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 80/2627 10/2000 PermAdmissibility-PT-20-LTLCardinality-03 1419305 m, 17101 m/sec, 9123902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 85/2627 11/2000 PermAdmissibility-PT-20-LTLCardinality-03 1497384 m, 15615 m/sec, 9730850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 90/2627 11/2000 PermAdmissibility-PT-20-LTLCardinality-03 1573034 m, 15130 m/sec, 10348815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 95/2627 12/2000 PermAdmissibility-PT-20-LTLCardinality-03 1647356 m, 14864 m/sec, 10971679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 100/2627 12/2000 PermAdmissibility-PT-20-LTLCardinality-03 1725253 m, 15579 m/sec, 11608867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 105/2627 12/2000 PermAdmissibility-PT-20-LTLCardinality-03 1790970 m, 13143 m/sec, 12274028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 110/2627 13/2000 PermAdmissibility-PT-20-LTLCardinality-03 1873660 m, 16538 m/sec, 12893807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 115/2627 14/2000 PermAdmissibility-PT-20-LTLCardinality-03 1970972 m, 19462 m/sec, 13518338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 592
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 120/2627 14/2000 PermAdmissibility-PT-20-LTLCardinality-03 2066501 m, 19105 m/sec, 14142495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 125/2627 15/2000 PermAdmissibility-PT-20-LTLCardinality-03 2153954 m, 17490 m/sec, 14838413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 130/2627 15/2000 PermAdmissibility-PT-20-LTLCardinality-03 2239380 m, 17085 m/sec, 15498720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 135/2627 16/2000 PermAdmissibility-PT-20-LTLCardinality-03 2328785 m, 17881 m/sec, 16085677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 140/2627 17/2000 PermAdmissibility-PT-20-LTLCardinality-03 2412006 m, 16644 m/sec, 16724664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 145/2627 17/2000 PermAdmissibility-PT-20-LTLCardinality-03 2497663 m, 17131 m/sec, 17267011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 150/2627 18/2000 PermAdmissibility-PT-20-LTLCardinality-03 2580630 m, 16593 m/sec, 17843702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 155/2627 18/2000 PermAdmissibility-PT-20-LTLCardinality-03 2660871 m, 16048 m/sec, 18421929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 160/2627 19/2000 PermAdmissibility-PT-20-LTLCardinality-03 2738913 m, 15608 m/sec, 19012734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 165/2627 19/2000 PermAdmissibility-PT-20-LTLCardinality-03 2814941 m, 15205 m/sec, 19604617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 170/2627 20/2000 PermAdmissibility-PT-20-LTLCardinality-03 2888462 m, 14704 m/sec, 20215112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 175/2627 20/2000 PermAdmissibility-PT-20-LTLCardinality-03 2961936 m, 14694 m/sec, 20831780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 180/2627 21/2000 PermAdmissibility-PT-20-LTLCardinality-03 3025873 m, 12787 m/sec, 21475354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 185/2627 21/2000 PermAdmissibility-PT-20-LTLCardinality-03 3109092 m, 16643 m/sec, 22111724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 190/2627 22/2000 PermAdmissibility-PT-20-LTLCardinality-03 3187450 m, 15671 m/sec, 22763714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 644
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 195/2627 22/2000 PermAdmissibility-PT-20-LTLCardinality-03 3264351 m, 15380 m/sec, 23371307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 200/2627 23/2000 PermAdmissibility-PT-20-LTLCardinality-03 3337196 m, 14569 m/sec, 23991422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 652
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 205/2627 23/2000 PermAdmissibility-PT-20-LTLCardinality-03 3416137 m, 15788 m/sec, 24574743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-13: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 210/2627 24/2000 PermAdmissibility-PT-20-LTLCardinality-03 3472845 m, 11341 m/sec, 24931766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-PT-20"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PermAdmissibility-PT-20, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408300187"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-PT-20.tgz
mv PermAdmissibility-PT-20 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;