About the Execution of LoLA for PermAdmissibility-PT-20
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.275 | 1883289.00 | 3590381.00 | 8180.70 | ??T????????????T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408300186.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PermAdmissibility-PT-20, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408300186
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 15K Apr 12 09:06 CTLCardinality.txt
-rw-r--r-- 1 mcc users 135K Apr 12 09:06 CTLCardinality.xml
-rw-r--r-- 1 mcc users 41K Apr 12 09:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 207K Apr 12 09:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 20K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 76K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 20K Apr 12 09:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 171K Apr 12 09:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 100K Apr 12 09:12 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 504K Apr 12 09:12 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.9K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 336K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-00
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-01
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-02
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-03
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-04
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-05
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-06
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-07
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-08
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-09
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-10
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-11
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-12
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-13
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-14
FORMULA_NAME PermAdmissibility-PT-20-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717103745079
FORMULA PermAdmissibility-PT-20-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-20-CTLFireability-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717105628368
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 PermAdmissibility-PT-20-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 144 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 40 PermAdmissibility-PT-20-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 64009
[[35mlola[0m][I] fired transitions : 88293
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 40 PermAdmissibility-PT-20-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for PermAdmissibility-PT-20-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 PermAdmissibility-PT-20-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 324
[[35mlola[0m][I] fired transitions : 326
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 PermAdmissibility-PT-20-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 54 PermAdmissibility-PT-20-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 54 PermAdmissibility-PT-20-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for PermAdmissibility-PT-20-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for PermAdmissibility-PT-20-CTLFireability-2024-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for PermAdmissibility-PT-20-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 4/224 1/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 93535 m, 18707 m/sec, 1729570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 9/224 1/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 180751 m, 17443 m/sec, 3894639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 14/224 2/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 273203 m, 18490 m/sec, 6101594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 19/224 2/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 369322 m, 19223 m/sec, 8258259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 24/224 2/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 464371 m, 19009 m/sec, 10371201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 29/224 3/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 558500 m, 18825 m/sec, 12464709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 34/224 3/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 646308 m, 17561 m/sec, 14463310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 39/224 4/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 746068 m, 19952 m/sec, 16509651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 44/224 4/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 845996 m, 19985 m/sec, 18572222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 49/224 5/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 937926 m, 18386 m/sec, 20635501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 54/224 5/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 1030860 m, 18586 m/sec, 22662006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 59/224 5/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 1120741 m, 17976 m/sec, 24725888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 64/224 6/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 1211359 m, 18123 m/sec, 26644472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 69/224 6/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 1306052 m, 18938 m/sec, 28787666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 74/224 6/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 1381795 m, 15148 m/sec, 30696221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 79/224 7/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 1461052 m, 15851 m/sec, 33051294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 84/224 7/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 1525741 m, 12937 m/sec, 35335557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 89/224 7/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 1592933 m, 13438 m/sec, 37596748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 94/224 8/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 1660497 m, 13512 m/sec, 39834964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 99/224 8/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 1735868 m, 15074 m/sec, 41981870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 104/224 8/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 1808991 m, 14624 m/sec, 44157904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 109/224 9/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 1879673 m, 14136 m/sec, 46329192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 114/224 9/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 1943645 m, 12794 m/sec, 48410217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 119/224 9/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 2018949 m, 15060 m/sec, 50583328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 124/224 9/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 2089015 m, 14013 m/sec, 52706232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 129/224 10/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 2162901 m, 14777 m/sec, 54838121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 134/224 10/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 2224306 m, 12281 m/sec, 57047534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 139/224 10/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 2297820 m, 14702 m/sec, 59182057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 144/224 11/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 2370737 m, 14583 m/sec, 61285647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 149/224 11/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 2446351 m, 15122 m/sec, 63407108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 154/224 11/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 2525023 m, 15734 m/sec, 65513074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 159/224 12/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 2601597 m, 15314 m/sec, 67604036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 164/224 12/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 2677639 m, 15208 m/sec, 69741771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 169/224 12/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 2752082 m, 14888 m/sec, 71850836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 174/224 13/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 2824571 m, 14497 m/sec, 73984929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 179/224 13/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 2901948 m, 15475 m/sec, 76130725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 184/224 13/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 2971658 m, 13942 m/sec, 78274456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 189/224 13/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 3040875 m, 13843 m/sec, 80385073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 194/224 14/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 3108430 m, 13511 m/sec, 82504765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 199/224 14/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 3185147 m, 15343 m/sec, 84593717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 204/224 14/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 3268499 m, 16670 m/sec, 86670861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 209/224 15/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 3331170 m, 12534 m/sec, 88929785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 214/224 15/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 3400534 m, 13872 m/sec, 91067872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 219/224 15/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 3466104 m, 13114 m/sec, 93208726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 224/224 16/2000 PermAdmissibility-PT-20-CTLFireability-2024-13 3528626 m, 12504 m/sec, 95352489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 52 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 40 PermAdmissibility-PT-20-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 PermAdmissibility-PT-20-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 3370 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 5/224 1/5 PermAdmissibility-PT-20-CTLFireability-2024-13 93187 m, -687087 m/sec, 1723063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 10/224 1/5 PermAdmissibility-PT-20-CTLFireability-2024-13 182586 m, 17879 m/sec, 3938634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 15/224 2/5 PermAdmissibility-PT-20-CTLFireability-2024-13 275084 m, 18499 m/sec, 6143186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 20/224 2/5 PermAdmissibility-PT-20-CTLFireability-2024-13 364100 m, 17803 m/sec, 8140861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 25/224 2/5 PermAdmissibility-PT-20-CTLFireability-2024-13 457541 m, 18688 m/sec, 10198390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 30/224 3/5 PermAdmissibility-PT-20-CTLFireability-2024-13 549224 m, 18336 m/sec, 12272808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 35/224 3/5 PermAdmissibility-PT-20-CTLFireability-2024-13 640080 m, 18171 m/sec, 14324782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 40/224 4/5 PermAdmissibility-PT-20-CTLFireability-2024-13 738799 m, 19743 m/sec, 16368177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 45/224 4/5 PermAdmissibility-PT-20-CTLFireability-2024-13 838148 m, 19869 m/sec, 18404888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 50/224 4/5 PermAdmissibility-PT-20-CTLFireability-2024-13 931122 m, 18594 m/sec, 20472723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 55/224 5/5 PermAdmissibility-PT-20-CTLFireability-2024-13 1022271 m, 18229 m/sec, 22474348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 60/224 5/5 PermAdmissibility-PT-20-CTLFireability-2024-13 1112595 m, 18064 m/sec, 24539674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 52 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 40 PermAdmissibility-PT-20-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 5/236 2/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 414724 m, 82944 m/sec, 3235770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 10/236 4/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 819136 m, 80882 m/sec, 6286404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 15/236 6/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 1189411 m, 74055 m/sec, 9140735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 20/236 7/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 1519049 m, 65927 m/sec, 12245789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 25/236 8/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 1812431 m, 58676 m/sec, 15385871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 30/236 10/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 2107519 m, 59017 m/sec, 18461147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 35/236 11/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 2403803 m, 59256 m/sec, 21563098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 40/236 12/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 2724189 m, 64077 m/sec, 24632340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 45/236 13/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 3029758 m, 61113 m/sec, 27730462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 50/236 15/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 3337905 m, 61629 m/sec, 30850285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 55/236 16/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 3625305 m, 57480 m/sec, 33976634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 60/236 17/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 3953921 m, 65723 m/sec, 37083593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 65/236 19/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 4254866 m, 60189 m/sec, 40201504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 70/236 20/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 4554029 m, 59832 m/sec, 43239495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 75/236 21/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 4857841 m, 60762 m/sec, 46316433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 80/236 22/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 5145901 m, 57612 m/sec, 49439779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 85/236 24/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 5445770 m, 59973 m/sec, 52536506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 90/236 25/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 5728789 m, 56603 m/sec, 55532121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 95/236 26/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 6005402 m, 55322 m/sec, 58501107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 100/236 27/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 6292850 m, 57489 m/sec, 61466304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 105/236 28/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 6553221 m, 52074 m/sec, 64273222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 110/236 30/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 6830137 m, 55383 m/sec, 67216391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 115/236 31/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 7093697 m, 52712 m/sec, 70181429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 120/236 32/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 7352435 m, 51747 m/sec, 73164003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 125/236 33/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 7605341 m, 50581 m/sec, 76369407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 130/236 34/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 7847545 m, 48440 m/sec, 79618532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 135/236 35/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 8091090 m, 48709 m/sec, 82789641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 140/236 36/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 8336957 m, 49173 m/sec, 85937153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 145/236 37/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 8581538 m, 48916 m/sec, 89086891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 150/236 38/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 8826588 m, 49010 m/sec, 92224015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 155/236 39/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 9061442 m, 46970 m/sec, 95412191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 160/236 40/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 9366375 m, 60986 m/sec, 98515570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 165/236 41/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 9652747 m, 57274 m/sec, 101568561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 170/236 43/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 9932534 m, 55957 m/sec, 104623982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 175/236 44/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 10188836 m, 51260 m/sec, 107377087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 180/236 45/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 10453809 m, 52994 m/sec, 110383196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 185/236 46/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 10732389 m, 55716 m/sec, 113380364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 190/236 47/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 11006650 m, 54852 m/sec, 116404542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 195/236 48/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 11266108 m, 51891 m/sec, 119343796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 200/236 49/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 11525787 m, 51935 m/sec, 122359143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 205/236 50/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 11776465 m, 50135 m/sec, 125241913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 210/236 52/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 12024291 m, 49565 m/sec, 128263438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 215/236 53/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 12289015 m, 52944 m/sec, 131258586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 220/236 54/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 12553043 m, 52805 m/sec, 134279184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 225/236 55/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 12815701 m, 52531 m/sec, 137248261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 230/236 56/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 13062290 m, 49317 m/sec, 140262320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 235/236 57/2000 PermAdmissibility-PT-20-CTLFireability-2024-12 13383819 m, 64305 m/sec, 143346267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 43 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 1 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 PermAdmissibility-PT-20-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 235 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 40 PermAdmissibility-PT-20-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 3065 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 321
[[35mlola[0m][I] fired transitions : 320
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 5/235 2/5 PermAdmissibility-PT-20-CTLFireability-2024-12 375790 m, -2601605 m/sec, 2940965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 1 0 6 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 10/235 4/5 PermAdmissibility-PT-20-CTLFireability-2024-12 781011 m, 81044 m/sec, 6014494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 43 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 30 PermAdmissibility-PT-20-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 5/254 1/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 232359 m, 46471 m/sec, 1563527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 10/254 2/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 452962 m, 44120 m/sec, 3072726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 15/254 3/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 666997 m, 42807 m/sec, 4537298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 20/254 4/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 883648 m, 43330 m/sec, 5904126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 25/254 5/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 1099370 m, 43144 m/sec, 7357559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 30/254 6/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 1315828 m, 43291 m/sec, 8806203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 35/254 7/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 1496697 m, 36173 m/sec, 10472959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 40/254 8/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 1653127 m, 31286 m/sec, 12111268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 45/254 8/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 1823890 m, 34152 m/sec, 13675169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 50/254 9/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 1988939 m, 33009 m/sec, 15246126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 55/254 10/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 2155520 m, 33316 m/sec, 16790378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 60/254 10/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 2310972 m, 31090 m/sec, 18359723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 65/254 11/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 2490482 m, 35902 m/sec, 19873942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 70/254 12/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 2668327 m, 35569 m/sec, 21404226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 75/254 13/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 2842190 m, 34772 m/sec, 22943967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 80/254 13/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 3010189 m, 33599 m/sec, 24494652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 85/254 14/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 3176823 m, 33326 m/sec, 26019777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 90/254 15/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 3344917 m, 33618 m/sec, 27599098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 95/254 15/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 3503140 m, 31644 m/sec, 29142927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 100/254 16/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 3663991 m, 32170 m/sec, 30688246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 105/254 17/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 3856765 m, 38554 m/sec, 32190701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 110/254 18/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 4021782 m, 33003 m/sec, 33803903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 115/254 18/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 4188461 m, 33335 m/sec, 35335181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 120/254 19/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 4352690 m, 32845 m/sec, 36866709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 125/254 20/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 4517931 m, 33048 m/sec, 38378981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 130/254 20/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 4688351 m, 34084 m/sec, 39904437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 135/254 21/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 4856579 m, 33645 m/sec, 41445670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 140/254 22/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 5020277 m, 32739 m/sec, 42990872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 145/254 23/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 5172470 m, 30438 m/sec, 44548846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 150/254 23/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 5345652 m, 34636 m/sec, 46114137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 155/254 24/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 5505572 m, 31984 m/sec, 47648746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 160/254 25/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 5660202 m, 30926 m/sec, 49188457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 165/254 25/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 5816392 m, 31238 m/sec, 50700174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 170/254 26/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 5973517 m, 31425 m/sec, 52205325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 175/254 27/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 6138409 m, 32978 m/sec, 53700880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 180/254 27/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 6296217 m, 31561 m/sec, 55202435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 185/254 28/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 6454620 m, 31680 m/sec, 56704601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 190/254 29/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 6596767 m, 28429 m/sec, 58222044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 195/254 29/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 6765532 m, 33753 m/sec, 59709654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 200/254 30/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 6913783 m, 29650 m/sec, 61236788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 205/254 30/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 7058537 m, 28950 m/sec, 62745371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 210/254 31/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 7207744 m, 29841 m/sec, 64254025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 215/254 32/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 7350093 m, 28469 m/sec, 65784070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 220/254 32/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 7491294 m, 28240 m/sec, 67363304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 225/254 33/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 7621194 m, 25980 m/sec, 68970570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 230/254 33/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 7749753 m, 25711 m/sec, 70555633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 235/254 34/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 7876394 m, 25328 m/sec, 72126969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 240/254 34/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 8001918 m, 25104 m/sec, 73679539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 245/254 35/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 8137215 m, 27059 m/sec, 75213663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 250/254 36/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 8268278 m, 26212 m/sec, 76765843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 35 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 30 PermAdmissibility-PT-20-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 30 PermAdmissibility-PT-20-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 2795 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 5/254 2/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 331647 m, 66329 m/sec, 2273839 t fired, .
[[35mlola[0m][.] 35 CTL EXCL 5/2795 1/5 PermAdmissibility-PT-20-CTLFireability-2024-10 230112 m, -1607633 m/sec, 1544134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 10/254 4/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 715562 m, 76783 m/sec, 4829095 t fired, .
[[35mlola[0m][.] 35 CTL EXCL 10/232 2/5 PermAdmissibility-PT-20-CTLFireability-2024-10 452241 m, 44425 m/sec, 3066193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 15/254 5/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 1093207 m, 75529 m/sec, 7313046 t fired, .
[[35mlola[0m][.] 35 CTL EXCL 15/232 3/5 PermAdmissibility-PT-20-CTLFireability-2024-10 671698 m, 43891 m/sec, 4563782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 20/254 7/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 1449074 m, 71173 m/sec, 9940939 t fired, .
[[35mlola[0m][.] 35 CTL EXCL 20/232 4/5 PermAdmissibility-PT-20-CTLFireability-2024-10 903557 m, 46371 m/sec, 6035225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 25/254 8/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 1738873 m, 57959 m/sec, 12874718 t fired, .
[[35mlola[0m][.] 35 CTL EXCL 25/232 5/5 PermAdmissibility-PT-20-CTLFireability-2024-10 1118212 m, 42931 m/sec, 7492686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 35 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 30/254 9/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 2039641 m, 60153 m/sec, 15737476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 35/254 11/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 2344327 m, 60937 m/sec, 18648544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 40/254 12/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 2680297 m, 67194 m/sec, 21507216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 45/254 13/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 3001895 m, 64319 m/sec, 24418888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 50/254 15/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 3314935 m, 62608 m/sec, 27240045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 55/254 16/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 3599900 m, 56993 m/sec, 30131262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 60/254 17/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 3940296 m, 68079 m/sec, 33001019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 65/254 19/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 4248311 m, 61603 m/sec, 35890867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 70/254 20/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 4554457 m, 61229 m/sec, 38688900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 75/254 21/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 4840170 m, 57142 m/sec, 41273226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 80/254 22/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 5103925 m, 52751 m/sec, 43838762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 85/254 23/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 5397339 m, 58682 m/sec, 46657604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 90/254 25/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 5686974 m, 57927 m/sec, 49429221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 95/254 26/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 5965803 m, 55765 m/sec, 52136522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 100/254 27/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 6254754 m, 57790 m/sec, 54807200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 105/254 28/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 6535094 m, 56068 m/sec, 57527844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 110/254 29/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 6822598 m, 57500 m/sec, 60302259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 115/254 31/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 7092191 m, 53918 m/sec, 63070296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 120/254 32/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 7359643 m, 53490 m/sec, 65892986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 125/254 33/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 7616890 m, 51449 m/sec, 68919033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 130/254 34/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 7860677 m, 48757 m/sec, 71954136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 135/254 35/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 8086544 m, 45173 m/sec, 74652286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 140/254 36/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 8306441 m, 43979 m/sec, 77248334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 145/254 37/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 8558236 m, 50359 m/sec, 80194715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 150/254 38/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 8805583 m, 49469 m/sec, 83148669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 155/254 39/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 9047382 m, 48359 m/sec, 86180005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 160/254 40/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 9351496 m, 60822 m/sec, 89023337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 165/254 41/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 9644325 m, 58565 m/sec, 91823599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 170/254 43/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 9924597 m, 56054 m/sec, 94594160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 175/254 44/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 10204920 m, 56064 m/sec, 97347170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 180/254 45/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 10477983 m, 54612 m/sec, 100144890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 185/254 46/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 10763084 m, 57020 m/sec, 102935024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 190/254 47/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 11044903 m, 56363 m/sec, 105751216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 195/254 48/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 11297581 m, 50535 m/sec, 108520226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 200/254 50/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 11553217 m, 51127 m/sec, 111147426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 205/254 51/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 11801288 m, 49614 m/sec, 113704617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 210/254 52/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 12051875 m, 50117 m/sec, 116501045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 215/254 53/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 12307242 m, 51073 m/sec, 119154685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 220/254 54/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 12565462 m, 51644 m/sec, 121869906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 225/254 55/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 12820503 m, 51008 m/sec, 124500306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 230/254 56/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 13059091 m, 47717 m/sec, 127166423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 235/254 57/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 13371573 m, 62496 m/sec, 129858433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 240/254 58/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 13655941 m, 56873 m/sec, 132513455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 245/254 60/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 13932699 m, 55351 m/sec, 135146173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 250/254 61/2000 PermAdmissibility-PT-20-CTLFireability-2024-10 14214679 m, 56396 m/sec, 137845310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 33 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 1 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 PermAdmissibility-PT-20-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 30 PermAdmissibility-PT-20-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 2540 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 321
[[35mlola[0m][I] fired transitions : 641
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 5/254 2/5 PermAdmissibility-PT-20-CTLFireability-2024-10 419637 m, -2759008 m/sec, 2849876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 10/254 4/5 PermAdmissibility-PT-20-CTLFireability-2024-10 831258 m, 82324 m/sec, 5538385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 33 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 PermAdmissibility-PT-20-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 280 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 5/280 4/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 846261 m, 169252 m/sec, 1109028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 10/280 8/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 1680534 m, 166854 m/sec, 2244622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 15/280 11/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 2515285 m, 166950 m/sec, 3383929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 20/280 15/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 3328884 m, 162719 m/sec, 4550510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 25/280 18/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 4144480 m, 163119 m/sec, 5715626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 30/280 22/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 4942411 m, 159586 m/sec, 6895859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 35/280 25/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 5780347 m, 167587 m/sec, 8001882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 40/280 29/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 6581563 m, 160243 m/sec, 9123942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 45/280 32/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 7399267 m, 163540 m/sec, 10235103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 50/280 36/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 8201290 m, 160404 m/sec, 11383922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 55/280 39/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 8997529 m, 159247 m/sec, 12538312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 60/280 43/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 9771652 m, 154824 m/sec, 13723390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 65/280 46/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 10534777 m, 152625 m/sec, 14918043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 70/280 49/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 11324919 m, 158028 m/sec, 16024680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 75/280 53/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 12084111 m, 151838 m/sec, 17162618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 80/280 56/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 12838637 m, 150905 m/sec, 18361961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 85/280 59/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 13551219 m, 142516 m/sec, 19556055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 90/280 62/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 14307034 m, 151163 m/sec, 20659760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 95/280 66/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 15080275 m, 154648 m/sec, 21730495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 100/280 69/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 15856904 m, 155325 m/sec, 22805449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 105/280 72/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 16627623 m, 154143 m/sec, 23889048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 110/280 76/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 17398097 m, 154094 m/sec, 24972681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 115/280 79/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 18158550 m, 152090 m/sec, 26066647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 120/280 82/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 18912441 m, 150778 m/sec, 27159776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 125/280 85/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 19648658 m, 147243 m/sec, 28293283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 130/280 89/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 20395928 m, 149454 m/sec, 29345857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 135/280 92/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 21129902 m, 146794 m/sec, 30403531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 140/280 95/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 21872629 m, 148545 m/sec, 31440656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 145/280 98/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 22598391 m, 145152 m/sec, 32491912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 150/280 101/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 23339738 m, 148269 m/sec, 33551642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 155/280 104/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 24065910 m, 145234 m/sec, 34618291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 160/280 107/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 24764073 m, 139632 m/sec, 35701388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 165/280 110/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 25465423 m, 140270 m/sec, 36787283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 170/280 114/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 26178464 m, 142608 m/sec, 37865504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 175/280 117/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 26881038 m, 140514 m/sec, 38989043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 180/280 120/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 27601269 m, 144046 m/sec, 40080218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 185/280 123/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 28354545 m, 150655 m/sec, 41139710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 190/280 126/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 29055157 m, 140122 m/sec, 42302373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 195/280 129/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 29761762 m, 141321 m/sec, 43466682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 200/280 132/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 30469195 m, 141486 m/sec, 44603880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 205/280 135/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 31160993 m, 138359 m/sec, 45750442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 210/280 138/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 31881126 m, 144026 m/sec, 46866172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 215/280 141/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 32608025 m, 145379 m/sec, 47919533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 220/280 144/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 33330358 m, 144466 m/sec, 48963884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 225/280 147/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 34053019 m, 144532 m/sec, 50021906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 230/280 151/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 34760021 m, 141400 m/sec, 51123897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 235/280 154/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 35531767 m, 154349 m/sec, 52165279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 240/280 157/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 36278392 m, 149325 m/sec, 53262594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 245/280 160/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 37013764 m, 147074 m/sec, 54361918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 250/280 163/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 37753783 m, 148003 m/sec, 55443381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 255/280 166/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 38451498 m, 139543 m/sec, 56558658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 260/280 170/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 39188474 m, 147395 m/sec, 57628982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 265/280 173/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 39933148 m, 148934 m/sec, 58711662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 270/280 176/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 40657250 m, 144820 m/sec, 59797064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 275/280 179/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 41388470 m, 146244 m/sec, 60873414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 280/280 182/2000 PermAdmissibility-PT-20-CTLFireability-2024-06 42106109 m, 143527 m/sec, 61970265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 19 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PermAdmissibility-PT-20-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 280 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 PermAdmissibility-PT-20-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 2240 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 5/280 3/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 637977 m, 127595 m/sec, 2175940 t fired, .
[[35mlola[0m][.] 19 CTL EXCL 5/2240 4/5 PermAdmissibility-PT-20-CTLFireability-2024-06 851333 m, -8250955 m/sec, 1116112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 19 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 10/280 6/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 1240201 m, 120444 m/sec, 4316077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 15/280 8/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 1831712 m, 118302 m/sec, 6464814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 20/280 11/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 2464633 m, 126584 m/sec, 8614999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 25/280 14/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 3067854 m, 120644 m/sec, 10703422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 30/280 16/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 3599014 m, 106232 m/sec, 12876002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 35/280 18/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 4156540 m, 111505 m/sec, 15041039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 40/280 20/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 4704301 m, 109552 m/sec, 17266466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 45/280 22/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 5182686 m, 95677 m/sec, 19611023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 50/280 24/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 5663711 m, 96205 m/sec, 21924483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 55/280 26/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 6131675 m, 93592 m/sec, 24255463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 60/280 28/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 6595287 m, 92722 m/sec, 26531746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 65/280 31/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 7090908 m, 99124 m/sec, 28841607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 70/280 33/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 7579883 m, 97795 m/sec, 31096793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 75/280 35/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 8117966 m, 107616 m/sec, 33266474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 80/280 37/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 8624266 m, 101260 m/sec, 35396451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 85/280 39/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 9173891 m, 109925 m/sec, 37509652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 90/280 41/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 9644813 m, 94184 m/sec, 39747605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 95/280 43/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 10063279 m, 83693 m/sec, 42011654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 100/280 45/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 10523381 m, 92020 m/sec, 44304315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 105/280 47/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 10996376 m, 94599 m/sec, 46538458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 110/280 49/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 11522161 m, 105157 m/sec, 48563332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 115/280 51/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 12036996 m, 102967 m/sec, 50581919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 120/280 54/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 12551688 m, 102938 m/sec, 52544011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 125/280 56/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 13017257 m, 93113 m/sec, 54574527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 130/280 57/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 13486184 m, 93785 m/sec, 56734503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 135/280 59/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 13901903 m, 83143 m/sec, 59018908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 140/280 61/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 14304107 m, 80440 m/sec, 61307314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 145/280 63/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 14730667 m, 85312 m/sec, 63571512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 150/280 65/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 15170271 m, 87920 m/sec, 65785367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 155/280 67/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 15640111 m, 93968 m/sec, 67845841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 160/280 68/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 16100295 m, 92036 m/sec, 69974876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 165/280 70/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 16469666 m, 73874 m/sec, 72215390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 170/280 72/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 16876818 m, 81430 m/sec, 74499915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 175/280 73/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 17295689 m, 83774 m/sec, 76849968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 180/280 75/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 17686238 m, 78109 m/sec, 79199632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 185/280 77/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 18097983 m, 82349 m/sec, 81537237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 190/280 79/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 18544811 m, 89365 m/sec, 83790861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 195/280 81/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 19065254 m, 104088 m/sec, 85873382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 200/280 83/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 19557948 m, 98538 m/sec, 87971198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 205/280 85/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 20029156 m, 94241 m/sec, 90116544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 210/280 87/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 20439014 m, 81971 m/sec, 92361947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 215/280 89/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 20860268 m, 84250 m/sec, 94602206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 220/280 90/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 21260251 m, 79996 m/sec, 96871577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 225/280 92/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 21727276 m, 93405 m/sec, 99011732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 230/280 94/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 22131278 m, 80800 m/sec, 101257655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 235/280 96/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 22545038 m, 82752 m/sec, 103470887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 240/280 98/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 22997403 m, 90473 m/sec, 105467139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 245/280 99/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 23402717 m, 81062 m/sec, 107568527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 250/280 101/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 23763833 m, 72223 m/sec, 109791364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 255/280 102/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 24132877 m, 73808 m/sec, 111998364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 260/280 104/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 24520818 m, 77588 m/sec, 114148217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 265/280 105/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 24875537 m, 70943 m/sec, 116475637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 270/280 107/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 25229507 m, 70794 m/sec, 118823311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 275/280 109/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 25652459 m, 84590 m/sec, 121044454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 280/280 111/2000 PermAdmissibility-PT-20-CTLFireability-2024-05 26077302 m, 84968 m/sec, 123228074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 PermAdmissibility-PT-20-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 279 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PermAdmissibility-PT-20-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 1955 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 5/279 2/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 340772 m, 68154 m/sec, 1912210 t fired, .
[[35mlola[0m][.] 16 CTL EXCL 5/1955 3/5 PermAdmissibility-PT-20-CTLFireability-2024-05 625110 m, -5090438 m/sec, 2139698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 16 (type EXCL) for PermAdmissibility-PT-20-CTLFireability-2024-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 10/279 4/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 664961 m, 64837 m/sec, 3868783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 15/279 6/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 990586 m, 65125 m/sec, 5771681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 20/279 7/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 1308387 m, 63560 m/sec, 7765356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 25/279 9/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 1627637 m, 63850 m/sec, 9694809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 30/279 11/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 1946036 m, 63679 m/sec, 11599541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 35/279 13/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 2259564 m, 62705 m/sec, 13594527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 40/279 14/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 2565725 m, 61232 m/sec, 15593675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 45/279 16/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 2880713 m, 62997 m/sec, 17482265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 50/279 17/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 3197092 m, 63275 m/sec, 19355857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 55/279 19/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 3506319 m, 61845 m/sec, 21320879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 60/279 21/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 3814080 m, 61552 m/sec, 23308472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 65/279 22/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 4115252 m, 60234 m/sec, 25300817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 70/279 24/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 4423536 m, 61656 m/sec, 27254104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 75/279 25/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 4735039 m, 62300 m/sec, 29134989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 80/279 27/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 5048199 m, 62632 m/sec, 30988837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 85/279 29/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 5361081 m, 62576 m/sec, 32953462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 90/279 30/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 5664059 m, 60595 m/sec, 34993666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 95/279 32/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 5971175 m, 61423 m/sec, 37002276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 100/279 34/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 6270012 m, 59767 m/sec, 38988689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 105/279 35/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 6570630 m, 60123 m/sec, 41063935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 110/279 37/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 6891439 m, 64161 m/sec, 42963769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 115/279 38/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 7215386 m, 64789 m/sec, 44900797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 120/279 40/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 7535127 m, 63948 m/sec, 46845753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 125/279 42/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 7837947 m, 60564 m/sec, 48779583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 130/279 43/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 8154876 m, 63385 m/sec, 50935092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 135/279 45/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 8473640 m, 63752 m/sec, 53073085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 140/279 47/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 8785148 m, 62301 m/sec, 55152342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 145/279 48/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 9092127 m, 61395 m/sec, 57247606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 150/279 50/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 9406990 m, 62972 m/sec, 59416749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 155/279 51/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 9730229 m, 64647 m/sec, 61336645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 160/279 53/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 10076604 m, 69275 m/sec, 63792549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 165/279 55/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 10419896 m, 68658 m/sec, 67105552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 171/279 56/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 10747843 m, 65589 m/sec, 70321332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 176/279 57/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 11043222 m, 59075 m/sec, 73538597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 181/279 59/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 11333323 m, 58020 m/sec, 76774613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 186/279 60/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 11653463 m, 64028 m/sec, 79938758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 191/279 61/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 11955198 m, 60347 m/sec, 83021902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 196/279 63/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 12252184 m, 59397 m/sec, 86122144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 201/279 64/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 12562097 m, 61982 m/sec, 89295901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 619
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 206/279 65/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 12869002 m, 61381 m/sec, 92352483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 211/279 66/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 13177668 m, 61733 m/sec, 95529459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 216/279 68/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 13485638 m, 61594 m/sec, 98662066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 221/279 69/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 13744258 m, 51724 m/sec, 101767514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 226/279 70/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 13938539 m, 38856 m/sec, 103999638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-20-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-PT-20-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-10: DISJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-12: DISJ 0 0 0 0 6 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-20-CTLFireability-2024-14: AGAF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 231/279 71/2000 PermAdmissibility-PT-20-CTLFireability-2024-04 14121005 m, 36493 m/sec, 106341611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 395 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-PT-20"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PermAdmissibility-PT-20, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408300186"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-PT-20.tgz
mv PermAdmissibility-PT-20 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;