About the Execution of LoLA for PermAdmissibility-PT-05
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16187.044 | 866730.00 | 925669.00 | 3045.00 | ?F?F??F????F???F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408300172.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PermAdmissibility-PT-05, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408300172
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.8M
-rw-r--r-- 1 mcc users 11K Apr 12 09:13 CTLCardinality.txt
-rw-r--r-- 1 mcc users 106K Apr 12 09:13 CTLCardinality.xml
-rw-r--r-- 1 mcc users 57K Apr 12 09:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 296K Apr 12 09:10 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.9K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 31K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 54K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 09:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 130K Apr 12 09:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 115K Apr 12 09:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 590K Apr 12 09:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.5K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 336K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-00
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-01
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-02
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-03
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-04
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-05
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-06
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-07
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-08
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-09
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-10
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-11
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-12
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-13
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-14
FORMULA_NAME PermAdmissibility-PT-05-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717100534964
FORMULA PermAdmissibility-PT-05-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-05-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-05-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-05-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-PT-05-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717101401694
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 13 PermAdmissibility-PT-05-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for PermAdmissibility-PT-05-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 3 PermAdmissibility-PT-05-LTLFireability-01
[[35mlola[0m][I] time limit : 112 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 3 PermAdmissibility-PT-05-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[*** LOG ERROR #0001 ***] [2024-05-30 20:22:15] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 3 PermAdmissibility-PT-05-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for PermAdmissibility-PT-05-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 73 (type FNDP) for PermAdmissibility-PT-05-LTLFireability-01 (obsolete)
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for PermAdmissibility-PT-05-LTLFireability-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 68 (type CNST) for 65 PermAdmissibility-PT-05-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 68 (type CNST) for PermAdmissibility-PT-05-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for PermAdmissibility-PT-05-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 79 (type EXCL) for 26 PermAdmissibility-PT-05-LTLFireability-06
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type FNDP) for 26 PermAdmissibility-PT-05-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 26 PermAdmissibility-PT-05-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type EXCL) for PermAdmissibility-PT-05-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 77 (type FNDP) for PermAdmissibility-PT-05-LTLFireability-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 78 (type EQUN) for PermAdmissibility-PT-05-LTLFireability-06 (obsolete)
[[35mlola[0m][I] FINISHED task # 77 (type FNDP) for PermAdmissibility-PT-05-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 PermAdmissibility-PT-05-LTLFireability-04
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 62 PermAdmissibility-PT-05-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 91 (type FNDP) for 41 PermAdmissibility-PT-05-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 92 (type EQUN) for 41 PermAdmissibility-PT-05-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 91 (type FNDP) for PermAdmissibility-PT-05-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 92 (type EQUN) for PermAdmissibility-PT-05-LTLFireability-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 89 (type EQUN) for 59 PermAdmissibility-PT-05-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for PermAdmissibility-PT-05-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 89 (type EQUN) for PermAdmissibility-PT-05-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 92 (type EQUN) for PermAdmissibility-PT-05-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 5/300 5/2000 PermAdmissibility-PT-05-LTLFireability-04 613659 m, 122731 m/sec, 1152524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 10/300 9/2000 PermAdmissibility-PT-05-LTLFireability-04 1255000 m, 128268 m/sec, 2401815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 15/300 13/2000 PermAdmissibility-PT-05-LTLFireability-04 1921064 m, 133212 m/sec, 3591423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 20/300 17/2000 PermAdmissibility-PT-05-LTLFireability-04 2539401 m, 123667 m/sec, 4816618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 25/300 21/2000 PermAdmissibility-PT-05-LTLFireability-04 3142695 m, 120658 m/sec, 6009186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 30/300 25/2000 PermAdmissibility-PT-05-LTLFireability-04 3759555 m, 123372 m/sec, 7239344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for PermAdmissibility-PT-05-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for PermAdmissibility-PT-05-LTLFireability-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 35/300 29/2000 PermAdmissibility-PT-05-LTLFireability-04 4366232 m, 121335 m/sec, 8455620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 40/300 33/2000 PermAdmissibility-PT-05-LTLFireability-04 4977042 m, 122162 m/sec, 9687671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 45/300 38/2000 PermAdmissibility-PT-05-LTLFireability-04 5633478 m, 131287 m/sec, 10929209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 50/300 42/2000 PermAdmissibility-PT-05-LTLFireability-04 6283879 m, 130080 m/sec, 12164974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 55/300 46/2000 PermAdmissibility-PT-05-LTLFireability-04 6933918 m, 130007 m/sec, 13417474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 60/300 51/2000 PermAdmissibility-PT-05-LTLFireability-04 7595809 m, 132378 m/sec, 14676806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 65/300 55/2000 PermAdmissibility-PT-05-LTLFireability-04 8257231 m, 132284 m/sec, 15919308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 70/300 60/2000 PermAdmissibility-PT-05-LTLFireability-04 8936801 m, 135914 m/sec, 17153898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 75/300 64/2000 PermAdmissibility-PT-05-LTLFireability-04 9660728 m, 144785 m/sec, 18323524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 80/300 69/2000 PermAdmissibility-PT-05-LTLFireability-04 10306711 m, 129196 m/sec, 19544994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 85/300 73/2000 PermAdmissibility-PT-05-LTLFireability-04 10962058 m, 131069 m/sec, 20781458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 90/300 78/2000 PermAdmissibility-PT-05-LTLFireability-04 11656434 m, 138875 m/sec, 22010603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 95/300 82/2000 PermAdmissibility-PT-05-LTLFireability-04 12291515 m, 127016 m/sec, 23239336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 100/300 86/2000 PermAdmissibility-PT-05-LTLFireability-04 12920122 m, 125721 m/sec, 24453319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 105/300 90/2000 PermAdmissibility-PT-05-LTLFireability-04 13594740 m, 134923 m/sec, 25668305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 110/300 95/2000 PermAdmissibility-PT-05-LTLFireability-04 14254716 m, 131995 m/sec, 26893295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 115/300 99/2000 PermAdmissibility-PT-05-LTLFireability-04 14925853 m, 134227 m/sec, 28138955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 120/300 103/2000 PermAdmissibility-PT-05-LTLFireability-04 15559278 m, 126685 m/sec, 29374451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 125/300 108/2000 PermAdmissibility-PT-05-LTLFireability-04 16202475 m, 128639 m/sec, 30545293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 130/300 112/2000 PermAdmissibility-PT-05-LTLFireability-04 16879089 m, 135322 m/sec, 31713449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 135/300 116/2000 PermAdmissibility-PT-05-LTLFireability-04 17533254 m, 130833 m/sec, 32900106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 140/300 121/2000 PermAdmissibility-PT-05-LTLFireability-04 18187991 m, 130947 m/sec, 34058154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 145/300 125/2000 PermAdmissibility-PT-05-LTLFireability-04 18828933 m, 128188 m/sec, 35263991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 150/300 129/2000 PermAdmissibility-PT-05-LTLFireability-04 19483273 m, 130868 m/sec, 36443214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 155/300 134/2000 PermAdmissibility-PT-05-LTLFireability-04 20178387 m, 139022 m/sec, 37623881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 160/300 139/2000 PermAdmissibility-PT-05-LTLFireability-04 20868487 m, 138020 m/sec, 38794421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 165/300 143/2000 PermAdmissibility-PT-05-LTLFireability-04 21523372 m, 130977 m/sec, 39939612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 170/300 147/2000 PermAdmissibility-PT-05-LTLFireability-04 22219831 m, 139291 m/sec, 41170860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 175/300 152/2000 PermAdmissibility-PT-05-LTLFireability-04 22888197 m, 133673 m/sec, 42446800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 180/300 156/2000 PermAdmissibility-PT-05-LTLFireability-04 23545942 m, 131549 m/sec, 43683398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 185/300 161/2000 PermAdmissibility-PT-05-LTLFireability-04 24213688 m, 133549 m/sec, 44896633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 190/300 165/2000 PermAdmissibility-PT-05-LTLFireability-04 24914273 m, 140117 m/sec, 46110624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 195/300 170/2000 PermAdmissibility-PT-05-LTLFireability-04 25571112 m, 131367 m/sec, 47307059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 200/300 174/2000 PermAdmissibility-PT-05-LTLFireability-04 26246681 m, 135113 m/sec, 48487905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 205/300 179/2000 PermAdmissibility-PT-05-LTLFireability-04 26931890 m, 137041 m/sec, 49706915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 210/300 183/2000 PermAdmissibility-PT-05-LTLFireability-04 27599744 m, 133570 m/sec, 50930837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 215/300 188/2000 PermAdmissibility-PT-05-LTLFireability-04 28270225 m, 134096 m/sec, 52144844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 220/300 192/2000 PermAdmissibility-PT-05-LTLFireability-04 28984729 m, 142900 m/sec, 53349278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 225/300 197/2000 PermAdmissibility-PT-05-LTLFireability-04 29654910 m, 134036 m/sec, 54541392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 230/300 201/2000 PermAdmissibility-PT-05-LTLFireability-04 30337552 m, 136528 m/sec, 55700547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 235/300 206/2000 PermAdmissibility-PT-05-LTLFireability-04 31017595 m, 136008 m/sec, 56885187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 240/300 210/2000 PermAdmissibility-PT-05-LTLFireability-04 31742556 m, 144992 m/sec, 58189801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 245/300 215/2000 PermAdmissibility-PT-05-LTLFireability-04 32463542 m, 144197 m/sec, 59518325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 250/300 220/2000 PermAdmissibility-PT-05-LTLFireability-04 33170208 m, 141333 m/sec, 60823388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 255/300 225/2000 PermAdmissibility-PT-05-LTLFireability-04 33847566 m, 135471 m/sec, 62120706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 260/300 229/2000 PermAdmissibility-PT-05-LTLFireability-04 34517706 m, 134028 m/sec, 63438970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 265/300 234/2000 PermAdmissibility-PT-05-LTLFireability-04 35203282 m, 137115 m/sec, 64721875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 270/300 238/2000 PermAdmissibility-PT-05-LTLFireability-04 35862141 m, 131771 m/sec, 66005333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 275/300 242/2000 PermAdmissibility-PT-05-LTLFireability-04 36540742 m, 135720 m/sec, 67272148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 280/300 247/2000 PermAdmissibility-PT-05-LTLFireability-04 37209111 m, 133673 m/sec, 68531166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 285/300 251/2000 PermAdmissibility-PT-05-LTLFireability-04 37896243 m, 137426 m/sec, 69798574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 290/300 256/2000 PermAdmissibility-PT-05-LTLFireability-04 38562714 m, 133294 m/sec, 71041694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 295/300 260/2000 PermAdmissibility-PT-05-LTLFireability-04 39234306 m, 134318 m/sec, 72273771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 300/300 265/2000 PermAdmissibility-PT-05-LTLFireability-04 39919854 m, 137109 m/sec, 73490216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 21 (type EXCL) for PermAdmissibility-PT-05-LTLFireability-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 52 PermAdmissibility-PT-05-LTLFireability-12
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 PermAdmissibility-PT-05-LTLFireability-04
[[35mlola[0m][I] time limit : 3295 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for PermAdmissibility-PT-05-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 81
[[35mlola[0m][I] fired transitions : 81
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 5/329 5/5 PermAdmissibility-PT-05-LTLFireability-04 671457 m, -7849679 m/sec, 1258212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 21 (type EXCL) for PermAdmissibility-PT-05-LTLFireability-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 PermAdmissibility-PT-05-LTLFireability-10
[[35mlola[0m][I] time limit : 365 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 5/365 4/2000 PermAdmissibility-PT-05-LTLFireability-10 467747 m, 93549 m/sec, 3044086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 10/365 6/2000 PermAdmissibility-PT-05-LTLFireability-10 906706 m, 87791 m/sec, 6242968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 15/365 9/2000 PermAdmissibility-PT-05-LTLFireability-10 1309663 m, 80591 m/sec, 9520042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 20/365 12/2000 PermAdmissibility-PT-05-LTLFireability-10 1700333 m, 78134 m/sec, 12791404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 25/365 14/2000 PermAdmissibility-PT-05-LTLFireability-10 2093263 m, 78586 m/sec, 16036727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 30/365 17/2000 PermAdmissibility-PT-05-LTLFireability-10 2436187 m, 68584 m/sec, 19361163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 35/365 19/2000 PermAdmissibility-PT-05-LTLFireability-10 2732166 m, 59195 m/sec, 22789000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 40/365 20/2000 PermAdmissibility-PT-05-LTLFireability-10 3019120 m, 57390 m/sec, 26176715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 45/365 22/2000 PermAdmissibility-PT-05-LTLFireability-10 3269999 m, 50175 m/sec, 29565342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 50/365 24/2000 PermAdmissibility-PT-05-LTLFireability-10 3514642 m, 48928 m/sec, 33067887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 55/365 26/2000 PermAdmissibility-PT-05-LTLFireability-10 3791474 m, 55366 m/sec, 36324052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 60/365 28/2000 PermAdmissibility-PT-05-LTLFireability-10 4118124 m, 65330 m/sec, 39601114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 65/365 30/2000 PermAdmissibility-PT-05-LTLFireability-10 4403087 m, 56992 m/sec, 43054397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 70/365 31/2000 PermAdmissibility-PT-05-LTLFireability-10 4680619 m, 55506 m/sec, 46412093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 75/365 34/2000 PermAdmissibility-PT-05-LTLFireability-10 5014674 m, 66811 m/sec, 49604125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 80/365 36/2000 PermAdmissibility-PT-05-LTLFireability-10 5324237 m, 61912 m/sec, 52847788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 85/365 38/2000 PermAdmissibility-PT-05-LTLFireability-10 5625335 m, 60219 m/sec, 56076540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 90/365 40/2000 PermAdmissibility-PT-05-LTLFireability-10 5940773 m, 63087 m/sec, 59228189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 95/365 42/2000 PermAdmissibility-PT-05-LTLFireability-10 6228590 m, 57563 m/sec, 62542303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 100/365 43/2000 PermAdmissibility-PT-05-LTLFireability-10 6478851 m, 50052 m/sec, 65882923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 105/365 45/2000 PermAdmissibility-PT-05-LTLFireability-10 6719858 m, 48201 m/sec, 69177498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 110/365 47/2000 PermAdmissibility-PT-05-LTLFireability-10 7023993 m, 60827 m/sec, 72243311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 115/365 49/2000 PermAdmissibility-PT-05-LTLFireability-10 7321852 m, 59571 m/sec, 75300605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 120/365 51/2000 PermAdmissibility-PT-05-LTLFireability-10 7655390 m, 66707 m/sec, 78399270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 125/365 53/2000 PermAdmissibility-PT-05-LTLFireability-10 7924799 m, 53881 m/sec, 81693259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 130/365 54/2000 PermAdmissibility-PT-05-LTLFireability-10 8159243 m, 46888 m/sec, 85067569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 135/365 56/2000 PermAdmissibility-PT-05-LTLFireability-10 8450333 m, 58218 m/sec, 88219705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 140/365 58/2000 PermAdmissibility-PT-05-LTLFireability-10 8760251 m, 61983 m/sec, 91322061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 145/365 60/2000 PermAdmissibility-PT-05-LTLFireability-10 9025098 m, 52969 m/sec, 94521339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 150/365 62/2000 PermAdmissibility-PT-05-LTLFireability-10 9294646 m, 53909 m/sec, 97636093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 155/365 64/2000 PermAdmissibility-PT-05-LTLFireability-10 9613388 m, 63748 m/sec, 100587531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 160/365 66/2000 PermAdmissibility-PT-05-LTLFireability-10 9924664 m, 62255 m/sec, 103614607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 165/365 68/2000 PermAdmissibility-PT-05-LTLFireability-10 10214512 m, 57969 m/sec, 106688580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 170/365 70/2000 PermAdmissibility-PT-05-LTLFireability-10 10509292 m, 58956 m/sec, 109802620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 175/365 72/2000 PermAdmissibility-PT-05-LTLFireability-10 10796213 m, 57384 m/sec, 112818333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 180/365 74/2000 PermAdmissibility-PT-05-LTLFireability-10 11097468 m, 60251 m/sec, 115871552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 185/365 76/2000 PermAdmissibility-PT-05-LTLFireability-10 11407860 m, 62078 m/sec, 118872718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 190/365 78/2000 PermAdmissibility-PT-05-LTLFireability-10 11784826 m, 75393 m/sec, 122074675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 195/365 80/2000 PermAdmissibility-PT-05-LTLFireability-10 12076164 m, 58267 m/sec, 125329006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 200/365 82/2000 PermAdmissibility-PT-05-LTLFireability-10 12403650 m, 65497 m/sec, 128401469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 205/365 84/2000 PermAdmissibility-PT-05-LTLFireability-10 12714719 m, 62213 m/sec, 131556087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 210/365 86/2000 PermAdmissibility-PT-05-LTLFireability-10 13000536 m, 57163 m/sec, 134723179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 215/365 88/2000 PermAdmissibility-PT-05-LTLFireability-10 13260462 m, 51985 m/sec, 137890266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 220/365 90/2000 PermAdmissibility-PT-05-LTLFireability-10 13562419 m, 60391 m/sec, 140904786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 225/365 92/2000 PermAdmissibility-PT-05-LTLFireability-10 13846251 m, 56766 m/sec, 143967123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 230/365 94/2000 PermAdmissibility-PT-05-LTLFireability-10 14135724 m, 57894 m/sec, 146987092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 235/365 96/2000 PermAdmissibility-PT-05-LTLFireability-10 14447189 m, 62293 m/sec, 150057189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 240/365 97/2000 PermAdmissibility-PT-05-LTLFireability-10 14701772 m, 50916 m/sec, 153343623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 245/365 99/2000 PermAdmissibility-PT-05-LTLFireability-10 14960441 m, 51733 m/sec, 156487852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 250/365 101/2000 PermAdmissibility-PT-05-LTLFireability-10 15227180 m, 53347 m/sec, 159625980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 255/365 103/2000 PermAdmissibility-PT-05-LTLFireability-10 15516736 m, 57911 m/sec, 162715977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 260/365 105/2000 PermAdmissibility-PT-05-LTLFireability-10 15819061 m, 60465 m/sec, 165721126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 265/365 106/2000 PermAdmissibility-PT-05-LTLFireability-10 16047251 m, 45638 m/sec, 168963932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 270/365 108/2000 PermAdmissibility-PT-05-LTLFireability-10 16270359 m, 44621 m/sec, 172148563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 275/365 109/2000 PermAdmissibility-PT-05-LTLFireability-10 16514542 m, 48836 m/sec, 175176501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 280/365 111/2000 PermAdmissibility-PT-05-LTLFireability-10 16796696 m, 56430 m/sec, 178183050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 285/365 113/2000 PermAdmissibility-PT-05-LTLFireability-10 17045001 m, 49661 m/sec, 181347857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 290/365 114/2000 PermAdmissibility-PT-05-LTLFireability-10 17262589 m, 43517 m/sec, 184552031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 295/365 116/2000 PermAdmissibility-PT-05-LTLFireability-10 17546228 m, 56727 m/sec, 187543357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 300/365 118/2000 PermAdmissibility-PT-05-LTLFireability-10 17814611 m, 53676 m/sec, 190649420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 305/365 119/2000 PermAdmissibility-PT-05-LTLFireability-10 18047249 m, 46527 m/sec, 193774821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 310/365 121/2000 PermAdmissibility-PT-05-LTLFireability-10 18347276 m, 60005 m/sec, 196637551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 315/365 123/2000 PermAdmissibility-PT-05-LTLFireability-10 18637608 m, 58066 m/sec, 199622061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 320/365 125/2000 PermAdmissibility-PT-05-LTLFireability-10 18920813 m, 56641 m/sec, 202561498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 325/365 126/2000 PermAdmissibility-PT-05-LTLFireability-10 19185877 m, 53012 m/sec, 205557727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 330/365 128/2000 PermAdmissibility-PT-05-LTLFireability-10 19458854 m, 54595 m/sec, 208473738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 335/365 130/2000 PermAdmissibility-PT-05-LTLFireability-10 19756236 m, 59476 m/sec, 211370226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 340/365 132/2000 PermAdmissibility-PT-05-LTLFireability-10 20077116 m, 64176 m/sec, 214410544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 345/365 134/2000 PermAdmissibility-PT-05-LTLFireability-10 20345732 m, 53723 m/sec, 217467067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 350/365 136/2000 PermAdmissibility-PT-05-LTLFireability-10 20615961 m, 54045 m/sec, 220541230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 355/365 137/2000 PermAdmissibility-PT-05-LTLFireability-10 20856940 m, 48195 m/sec, 223618313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 360/365 139/2000 PermAdmissibility-PT-05-LTLFireability-10 21127638 m, 54139 m/sec, 226532129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 365/365 141/2000 PermAdmissibility-PT-05-LTLFireability-10 21388735 m, 52219 m/sec, 229465787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 39 (type EXCL) for PermAdmissibility-PT-05-LTLFireability-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 PermAdmissibility-PT-05-LTLFireability-08
[[35mlola[0m][I] time limit : 364 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 PermAdmissibility-PT-05-LTLFireability-10
[[35mlola[0m][I] time limit : 2915 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for PermAdmissibility-PT-05-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 83
[[35mlola[0m][I] fired transitions : 84
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 5/364 4/5 PermAdmissibility-PT-05-LTLFireability-10 471290 m, -4183489 m/sec, 3077561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 39 (type EXCL) for PermAdmissibility-PT-05-LTLFireability-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 PermAdmissibility-PT-05-LTLFireability-00
[[35mlola[0m][I] time limit : 415 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/415 7/2000 PermAdmissibility-PT-05-LTLFireability-00 853057 m, 170611 m/sec, 955228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/415 12/2000 PermAdmissibility-PT-05-LTLFireability-00 1683108 m, 166010 m/sec, 1891064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/415 18/2000 PermAdmissibility-PT-05-LTLFireability-00 2494834 m, 162345 m/sec, 2812006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/415 24/2000 PermAdmissibility-PT-05-LTLFireability-00 3312382 m, 163509 m/sec, 3745863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/415 29/2000 PermAdmissibility-PT-05-LTLFireability-00 4113014 m, 160126 m/sec, 4650593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/415 35/2000 PermAdmissibility-PT-05-LTLFireability-00 4891641 m, 155725 m/sec, 5541457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/415 40/2000 PermAdmissibility-PT-05-LTLFireability-00 5665302 m, 154732 m/sec, 6425231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/415 46/2000 PermAdmissibility-PT-05-LTLFireability-00 6430204 m, 152980 m/sec, 7326473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/415 51/2000 PermAdmissibility-PT-05-LTLFireability-00 7203665 m, 154692 m/sec, 8230751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/415 56/2000 PermAdmissibility-PT-05-LTLFireability-00 7970705 m, 153408 m/sec, 9133266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/415 62/2000 PermAdmissibility-PT-05-LTLFireability-00 8753723 m, 156603 m/sec, 10092058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/415 67/2000 PermAdmissibility-PT-05-LTLFireability-00 9512029 m, 151661 m/sec, 11083860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/415 72/2000 PermAdmissibility-PT-05-LTLFireability-00 10263538 m, 150301 m/sec, 12102735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/415 77/2000 PermAdmissibility-PT-05-LTLFireability-00 11030258 m, 153344 m/sec, 13015769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/415 83/2000 PermAdmissibility-PT-05-LTLFireability-00 11780112 m, 149970 m/sec, 13952822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/415 88/2000 PermAdmissibility-PT-05-LTLFireability-00 12518114 m, 147600 m/sec, 14941857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/415 93/2000 PermAdmissibility-PT-05-LTLFireability-00 13285240 m, 153425 m/sec, 15933300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/415 98/2000 PermAdmissibility-PT-05-LTLFireability-00 14057006 m, 154353 m/sec, 16959764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/415 103/2000 PermAdmissibility-PT-05-LTLFireability-00 14802155 m, 149029 m/sec, 17930920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/415 109/2000 PermAdmissibility-PT-05-LTLFireability-00 15570405 m, 153650 m/sec, 18863112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/415 114/2000 PermAdmissibility-PT-05-LTLFireability-00 16305936 m, 147106 m/sec, 19860766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/415 119/2000 PermAdmissibility-PT-05-LTLFireability-00 17072016 m, 153216 m/sec, 20812238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/415 125/2000 PermAdmissibility-PT-05-LTLFireability-00 17845417 m, 154680 m/sec, 21702316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/415 130/2000 PermAdmissibility-PT-05-LTLFireability-00 18626057 m, 156128 m/sec, 22618929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/415 135/2000 PermAdmissibility-PT-05-LTLFireability-00 19384360 m, 151660 m/sec, 23517723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/415 141/2000 PermAdmissibility-PT-05-LTLFireability-00 20124770 m, 148082 m/sec, 24449346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/415 146/2000 PermAdmissibility-PT-05-LTLFireability-00 20865094 m, 148064 m/sec, 25437691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 140/415 151/2000 PermAdmissibility-PT-05-LTLFireability-00 21591205 m, 145222 m/sec, 26391735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 145/415 156/2000 PermAdmissibility-PT-05-LTLFireability-00 22338071 m, 149373 m/sec, 27401081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 150/415 161/2000 PermAdmissibility-PT-05-LTLFireability-00 23082503 m, 148886 m/sec, 28365422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 155/415 166/2000 PermAdmissibility-PT-05-LTLFireability-00 23833927 m, 150284 m/sec, 29352809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 160/415 172/2000 PermAdmissibility-PT-05-LTLFireability-00 24607427 m, 154700 m/sec, 30260776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 165/415 177/2000 PermAdmissibility-PT-05-LTLFireability-00 25358122 m, 150139 m/sec, 31156510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-06: AG false state space[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-11: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-PT-05-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-PT-05-LTLFireability-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 170/415 182/2000 PermAdmissibility-PT-05-LTLFireability-00 26088028 m, 145981 m/sec, 32063994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 404 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-PT-05"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PermAdmissibility-PT-05, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408300172"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-PT-05.tgz
mv PermAdmissibility-PT-05 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;