fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r269-smll-171654408200148
Last Updated
July 7, 2024

About the Execution of LoLA for PermAdmissibility-COL-50

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16201.352 626359.00 708564.00 1970.10 F??????F??????FF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408200148.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PermAdmissibility-COL-50, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408200148
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 468K
-rw-r--r-- 1 mcc users 6.2K Apr 12 09:06 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Apr 12 09:06 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Apr 12 09:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Apr 12 09:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.8K Apr 12 09:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 90K Apr 12 09:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Apr 12 09:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 67K Apr 12 09:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 54K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-00
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-01
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-02
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-03
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-04
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-05
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-06
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-07
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-08
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-09
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-10
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-11
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-12
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-13
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-14
FORMULA_NAME PermAdmissibility-COL-50-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717090149331

FORMULA PermAdmissibility-COL-50-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-50-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717090775690

--------------------
content from stderr:

[lola][I] LoLA will run for 3600 seconds at most (--timelimit)
[lola][W] unknown unit in memory specification: using default
[lola][I] MEM LIMIT 5
[lola][I] NET
[lola][I] reading net from model.pnml
[lola][I] input: PNML file (--pnmlnet)
[lola][I] reading pnml
[lola][I] PNML file contains High-Level net
[lola][I] closed net file model.pnml
[lola][I] finished parsing
[lola][I] Reading HL formula in XML format (--xmlformula)
[lola][I] reading formula from LTLFireability.xml
[lola][I] LAUNCH task # 66 (type SKEL/FNDP) for 29 PermAdmissibility-COL-50-LTLFireability-07
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] NOTDEADLOCKFREE
[lola][I] NOTDEADLOCKFREE
[lola][I] NOTDEADLOCKFREE
[lola][I] NOTDEADLOCKFREE
[lola][I] LAUNCH task # 67 (type SKEL/EQUN) for 29 PermAdmissibility-COL-50-LTLFireability-07
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 68 (type SKEL/SRCH) for 29 PermAdmissibility-COL-50-LTLFireability-07
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 68 (type SKEL/SRCH) for PermAdmissibility-COL-50-LTLFireability-07
[lola][I] result : true
[lola][I] markings : 14
[lola][I] fired transitions : 13
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][W] CANCELED task # 66 (type FNDP) for PermAdmissibility-COL-50-LTLFireability-07 (obsolete)
[lola][W] CANCELED task # 67 (type EQUN) for PermAdmissibility-COL-50-LTLFireability-07 (obsolete)
[lola][I] FINISHED task # 66 (type SKEL/FNDP) for PermAdmissibility-COL-50-LTLFireability-07
[lola][I] result : true
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 0
[lola][I] Places: 208, Transitions: 1024
[lola][I] FINISHED task # 67 (type SKEL/EQUN) for PermAdmissibility-COL-50-LTLFireability-07
[lola][I] result : true
[lola][I] Rule S: 432 transitions removed,40 places removed
[lola][I] LAUNCH task # 72 (type EXCL) for 0 PermAdmissibility-COL-50-LTLFireability-00
[lola][I] time limit : 149 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 70 (type FNDP) for 0 PermAdmissibility-COL-50-LTLFireability-00
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 71 (type EQUN) for 0 PermAdmissibility-COL-50-LTLFireability-00
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 74 (type FNDP) for 53 PermAdmissibility-COL-50-LTLFireability-15
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 70 (type FNDP) for PermAdmissibility-COL-50-LTLFireability-00
[lola][I] result : true
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 0
[lola][W] CANCELED task # 71 (type EQUN) for PermAdmissibility-COL-50-LTLFireability-00 (obsolete)
[lola][W] CANCELED task # 72 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-00 (obsolete)
[lola][I] LAUNCH task # 62 (type EXCL) for 53 PermAdmissibility-COL-50-LTLFireability-15
[lola][I] time limit : 156 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 81 (type EQUN) for 13 PermAdmissibility-COL-50-LTLFireability-03
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 75 (type EQUN) for 53 PermAdmissibility-COL-50-LTLFireability-15
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 74 (type FNDP) for PermAdmissibility-COL-50-LTLFireability-15
[lola][I] result : true
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 0
[lola][W] CANCELED task # 62 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-15 (obsolete)
[lola][W] CANCELED task # 75 (type EQUN) for PermAdmissibility-COL-50-LTLFireability-15 (obsolete)
[lola][I] LAUNCH task # 51 (type EXCL) for 50 PermAdmissibility-COL-50-LTLFireability-14
[lola][I] time limit : 189 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 83 (type FNDP) for 29 PermAdmissibility-COL-50-LTLFireability-07
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 84 (type EQUN) for 29 PermAdmissibility-COL-50-LTLFireability-07
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 51 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-14
[lola][I] result : false
[lola][I] markings : 801
[lola][I] fired transitions : 801
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 48 (type EXCL) for 47 PermAdmissibility-COL-50-LTLFireability-13
[lola][I] time limit : 199 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 83 (type FNDP) for PermAdmissibility-COL-50-LTLFireability-07
[lola][I] result : true
[lola][I] tried executions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 0
[lola][W] CANCELED task # 84 (type EQUN) for PermAdmissibility-COL-50-LTLFireability-07 (obsolete)
[lola][I] FINISHED task # 72 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-00
[lola][I] result : true
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] FINISHED task # 81 (type EQUN) for PermAdmissibility-COL-50-LTLFireability-03
[lola][I] result : true
[lola][I] findlow criterion satisfied
[lola][I] Time for checking findlow: 2
[lola][I] LAUNCH task # 86 (type SKEL/SRCH) for 13 PermAdmissibility-COL-50-LTLFireability-03
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 87 (type SKEL/SRCH) for 23 PermAdmissibility-COL-50-LTLFireability-05
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] LAUNCH task # 88 (type SKEL/SRCH) for 20 PermAdmissibility-COL-50-LTLFireability-04
[lola][I] time limit : 32000000 sec
[lola][I] memory limit: 5 pages
[lola][I] FINISHED task # 86 (type SKEL/SRCH) for PermAdmissibility-COL-50-LTLFireability-03
[lola][I] result : true
[lola][I] markings : 2
[lola][I] fired transitions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] FINISHED task # 88 (type SKEL/SRCH) for PermAdmissibility-COL-50-LTLFireability-04
[lola][I] result : false
[lola][I] markings : 801
[lola][I] fired transitions : 801
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] FINISHED task # 84 (type EQUN) for PermAdmissibility-COL-50-LTLFireability-07
[lola][I] result : true
[lola][I] CANCELED task # 87 (type SRCH) for PermAdmissibility-COL-50-LTLFireability-05 (memory limit exceeded)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 4/276 4/2000 PermAdmissibility-COL-50-LTLFireability-13 530771 m, 106154 m/sec, 1437698 t fired, .
[lola][.]
[lola][.] Time elapsed: 5 secs. Pages in use: 7
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 9/276 9/2000 PermAdmissibility-COL-50-LTLFireability-13 1260145 m, 145874 m/sec, 3540262 t fired, .
[lola][.]
[lola][.] Time elapsed: 10 secs. Pages in use: 9
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 14/276 14/2000 PermAdmissibility-COL-50-LTLFireability-13 2001334 m, 148237 m/sec, 5732353 t fired, .
[lola][.]
[lola][.] Time elapsed: 15 secs. Pages in use: 14
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 19/276 19/2000 PermAdmissibility-COL-50-LTLFireability-13 2719515 m, 143636 m/sec, 7858557 t fired, .
[lola][.]
[lola][.] Time elapsed: 20 secs. Pages in use: 19
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 24/276 24/2000 PermAdmissibility-COL-50-LTLFireability-13 3458531 m, 147803 m/sec, 10070023 t fired, .
[lola][.]
[lola][.] Time elapsed: 25 secs. Pages in use: 24
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 29/276 29/2000 PermAdmissibility-COL-50-LTLFireability-13 4185680 m, 145429 m/sec, 12248387 t fired, .
[lola][.]
[lola][.] Time elapsed: 30 secs. Pages in use: 29
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] FINISHED task # 75 (type EQUN) for PermAdmissibility-COL-50-LTLFireability-15
[lola][I] result : unknown
[lola][I] FINISHED task # 71 (type EQUN) for PermAdmissibility-COL-50-LTLFireability-00
[lola][I] result : unknown
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 34/276 34/2000 PermAdmissibility-COL-50-LTLFireability-13 4903834 m, 143630 m/sec, 14445480 t fired, .
[lola][.]
[lola][.] Time elapsed: 35 secs. Pages in use: 34
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 39/276 39/2000 PermAdmissibility-COL-50-LTLFireability-13 5639244 m, 147082 m/sec, 16636871 t fired, .
[lola][.]
[lola][.] Time elapsed: 40 secs. Pages in use: 39
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 44/276 44/2000 PermAdmissibility-COL-50-LTLFireability-13 6350427 m, 142236 m/sec, 18832362 t fired, .
[lola][.]
[lola][.] Time elapsed: 45 secs. Pages in use: 44
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 49/276 49/2000 PermAdmissibility-COL-50-LTLFireability-13 7077873 m, 145489 m/sec, 21013840 t fired, .
[lola][.]
[lola][.] Time elapsed: 50 secs. Pages in use: 49
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 54/276 54/2000 PermAdmissibility-COL-50-LTLFireability-13 7784884 m, 141402 m/sec, 23186726 t fired, .
[lola][.]
[lola][.] Time elapsed: 55 secs. Pages in use: 54
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 59/276 59/2000 PermAdmissibility-COL-50-LTLFireability-13 8479897 m, 139002 m/sec, 25360332 t fired, .
[lola][.]
[lola][.] Time elapsed: 60 secs. Pages in use: 59
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 64/276 63/2000 PermAdmissibility-COL-50-LTLFireability-13 9106848 m, 125390 m/sec, 27232971 t fired, .
[lola][.]
[lola][.] Time elapsed: 65 secs. Pages in use: 63
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 69/276 68/2000 PermAdmissibility-COL-50-LTLFireability-13 9780675 m, 134765 m/sec, 29311472 t fired, .
[lola][.]
[lola][.] Time elapsed: 70 secs. Pages in use: 68
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 74/276 72/2000 PermAdmissibility-COL-50-LTLFireability-13 10446270 m, 133119 m/sec, 31396936 t fired, .
[lola][.]
[lola][.] Time elapsed: 75 secs. Pages in use: 72
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 79/276 77/2000 PermAdmissibility-COL-50-LTLFireability-13 11150038 m, 140753 m/sec, 33509962 t fired, .
[lola][.]
[lola][.] Time elapsed: 80 secs. Pages in use: 77
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 84/276 82/2000 PermAdmissibility-COL-50-LTLFireability-13 11829211 m, 135834 m/sec, 35612292 t fired, .
[lola][.]
[lola][.] Time elapsed: 85 secs. Pages in use: 82
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 89/276 87/2000 PermAdmissibility-COL-50-LTLFireability-13 12492169 m, 132591 m/sec, 37690462 t fired, .
[lola][.]
[lola][.] Time elapsed: 90 secs. Pages in use: 87
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 94/276 91/2000 PermAdmissibility-COL-50-LTLFireability-13 13165821 m, 134730 m/sec, 39771434 t fired, .
[lola][.]
[lola][.] Time elapsed: 95 secs. Pages in use: 91
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 99/276 96/2000 PermAdmissibility-COL-50-LTLFireability-13 13863244 m, 139484 m/sec, 41877233 t fired, .
[lola][.]
[lola][.] Time elapsed: 100 secs. Pages in use: 96
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 104/276 101/2000 PermAdmissibility-COL-50-LTLFireability-13 14543324 m, 136016 m/sec, 43980168 t fired, .
[lola][.]
[lola][.] Time elapsed: 105 secs. Pages in use: 101
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 109/276 105/2000 PermAdmissibility-COL-50-LTLFireability-13 15215670 m, 134469 m/sec, 46093021 t fired, .
[lola][.]
[lola][.] Time elapsed: 110 secs. Pages in use: 105
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 114/276 110/2000 PermAdmissibility-COL-50-LTLFireability-13 15879253 m, 132716 m/sec, 48180802 t fired, .
[lola][.]
[lola][.] Time elapsed: 115 secs. Pages in use: 110
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 119/276 115/2000 PermAdmissibility-COL-50-LTLFireability-13 16560418 m, 136233 m/sec, 50240295 t fired, .
[lola][.]
[lola][.] Time elapsed: 120 secs. Pages in use: 115
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 124/276 119/2000 PermAdmissibility-COL-50-LTLFireability-13 17222301 m, 132376 m/sec, 52271078 t fired, .
[lola][.]
[lola][.] Time elapsed: 125 secs. Pages in use: 119
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 129/276 124/2000 PermAdmissibility-COL-50-LTLFireability-13 17870443 m, 129628 m/sec, 54302541 t fired, .
[lola][.]
[lola][.] Time elapsed: 130 secs. Pages in use: 124
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 134/276 128/2000 PermAdmissibility-COL-50-LTLFireability-13 18539840 m, 133879 m/sec, 56390798 t fired, .
[lola][.]
[lola][.] Time elapsed: 135 secs. Pages in use: 128
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 139/276 133/2000 PermAdmissibility-COL-50-LTLFireability-13 19185634 m, 129158 m/sec, 58440391 t fired, .
[lola][.]
[lola][.] Time elapsed: 140 secs. Pages in use: 133
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 144/276 137/2000 PermAdmissibility-COL-50-LTLFireability-13 19852843 m, 133441 m/sec, 60546034 t fired, .
[lola][.]
[lola][.] Time elapsed: 145 secs. Pages in use: 137
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 149/276 142/2000 PermAdmissibility-COL-50-LTLFireability-13 20552829 m, 139997 m/sec, 62675537 t fired, .
[lola][.]
[lola][.] Time elapsed: 150 secs. Pages in use: 142
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 154/276 147/2000 PermAdmissibility-COL-50-LTLFireability-13 21237607 m, 136955 m/sec, 64780225 t fired, .
[lola][.]
[lola][.] Time elapsed: 155 secs. Pages in use: 147
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 159/276 151/2000 PermAdmissibility-COL-50-LTLFireability-13 21909314 m, 134341 m/sec, 66880044 t fired, .
[lola][.]
[lola][.] Time elapsed: 160 secs. Pages in use: 151
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 164/276 156/2000 PermAdmissibility-COL-50-LTLFireability-13 22540896 m, 126316 m/sec, 68875596 t fired, .
[lola][.]
[lola][.] Time elapsed: 165 secs. Pages in use: 156
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 169/276 160/2000 PermAdmissibility-COL-50-LTLFireability-13 23195598 m, 130940 m/sec, 70943514 t fired, .
[lola][.]
[lola][.] Time elapsed: 170 secs. Pages in use: 160
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 174/276 165/2000 PermAdmissibility-COL-50-LTLFireability-13 23858740 m, 132628 m/sec, 73010702 t fired, .
[lola][.]
[lola][.] Time elapsed: 175 secs. Pages in use: 165
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 179/276 169/2000 PermAdmissibility-COL-50-LTLFireability-13 24546735 m, 137599 m/sec, 75099375 t fired, .
[lola][.]
[lola][.] Time elapsed: 180 secs. Pages in use: 169
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 184/276 174/2000 PermAdmissibility-COL-50-LTLFireability-13 25213465 m, 133346 m/sec, 77173951 t fired, .
[lola][.]
[lola][.] Time elapsed: 185 secs. Pages in use: 174
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 189/276 179/2000 PermAdmissibility-COL-50-LTLFireability-13 25874301 m, 132167 m/sec, 79253974 t fired, .
[lola][.]
[lola][.] Time elapsed: 190 secs. Pages in use: 179
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 194/276 183/2000 PermAdmissibility-COL-50-LTLFireability-13 26537091 m, 132558 m/sec, 81341611 t fired, .
[lola][.]
[lola][.] Time elapsed: 195 secs. Pages in use: 183
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 199/276 188/2000 PermAdmissibility-COL-50-LTLFireability-13 27189185 m, 130418 m/sec, 83427068 t fired, .
[lola][.]
[lola][.] Time elapsed: 200 secs. Pages in use: 188
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 204/276 192/2000 PermAdmissibility-COL-50-LTLFireability-13 27845233 m, 131209 m/sec, 85511584 t fired, .
[lola][.]
[lola][.] Time elapsed: 205 secs. Pages in use: 192
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 209/276 197/2000 PermAdmissibility-COL-50-LTLFireability-13 28553414 m, 141636 m/sec, 87635280 t fired, .
[lola][.]
[lola][.] Time elapsed: 210 secs. Pages in use: 197
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 214/276 202/2000 PermAdmissibility-COL-50-LTLFireability-13 29243477 m, 138012 m/sec, 89767757 t fired, .
[lola][.]
[lola][.] Time elapsed: 215 secs. Pages in use: 202
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 219/276 206/2000 PermAdmissibility-COL-50-LTLFireability-13 29918570 m, 135018 m/sec, 91871871 t fired, .
[lola][.]
[lola][.] Time elapsed: 220 secs. Pages in use: 206
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 224/276 211/2000 PermAdmissibility-COL-50-LTLFireability-13 30593194 m, 134924 m/sec, 94002286 t fired, .
[lola][.]
[lola][.] Time elapsed: 225 secs. Pages in use: 211
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 229/276 216/2000 PermAdmissibility-COL-50-LTLFireability-13 31258055 m, 132972 m/sec, 96107898 t fired, .
[lola][.]
[lola][.] Time elapsed: 230 secs. Pages in use: 216
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 234/276 220/2000 PermAdmissibility-COL-50-LTLFireability-13 31932503 m, 134889 m/sec, 98238502 t fired, .
[lola][.]
[lola][.] Time elapsed: 235 secs. Pages in use: 220
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 239/276 225/2000 PermAdmissibility-COL-50-LTLFireability-13 32589800 m, 131459 m/sec, 100348395 t fired, .
[lola][.]
[lola][.] Time elapsed: 240 secs. Pages in use: 225
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 244/276 229/2000 PermAdmissibility-COL-50-LTLFireability-13 33254444 m, 132928 m/sec, 102460634 t fired, .
[lola][.]
[lola][.] Time elapsed: 245 secs. Pages in use: 229
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 249/276 234/2000 PermAdmissibility-COL-50-LTLFireability-13 33939370 m, 136985 m/sec, 104528826 t fired, .
[lola][.]
[lola][.] Time elapsed: 250 secs. Pages in use: 234
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 254/276 239/2000 PermAdmissibility-COL-50-LTLFireability-13 34615478 m, 135221 m/sec, 106607999 t fired, .
[lola][.]
[lola][.] Time elapsed: 255 secs. Pages in use: 239
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 259/276 243/2000 PermAdmissibility-COL-50-LTLFireability-13 35273913 m, 131687 m/sec, 108669815 t fired, .
[lola][.]
[lola][.] Time elapsed: 260 secs. Pages in use: 243
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 264/276 248/2000 PermAdmissibility-COL-50-LTLFireability-13 35931995 m, 131616 m/sec, 110743854 t fired, .
[lola][.]
[lola][.] Time elapsed: 265 secs. Pages in use: 248
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 269/276 252/2000 PermAdmissibility-COL-50-LTLFireability-13 36582075 m, 130016 m/sec, 112806800 t fired, .
[lola][.]
[lola][.] Time elapsed: 270 secs. Pages in use: 252
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 48 LTL EXCL 274/276 257/2000 PermAdmissibility-COL-50-LTLFireability-13 37241367 m, 131858 m/sec, 114871301 t fired, .
[lola][.]
[lola][.] Time elapsed: 275 secs. Pages in use: 257
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][W] CANCELED task # 48 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-13 (local timeout)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 280 secs. Pages in use: 261
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] LAUNCH task # 42 (type EXCL) for 41 PermAdmissibility-COL-50-LTLFireability-11
[lola][I] time limit : 276 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 48 (type EXCL) for 47 PermAdmissibility-COL-50-LTLFireability-13
[lola][I] time limit : 3320 sec
[lola][I] memory limit: 5 pages
[lola][I] CANCELED task # 48 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-13 (memory limit exceeded)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 5/276 3/2000 PermAdmissibility-COL-50-LTLFireability-11 426930 m, 85386 m/sec, 2536921 t fired, .
[lola][.]
[lola][.] Time elapsed: 285 secs. Pages in use: 269
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 10/276 6/2000 PermAdmissibility-COL-50-LTLFireability-11 842021 m, 83018 m/sec, 5103377 t fired, .
[lola][.]
[lola][.] Time elapsed: 290 secs. Pages in use: 269
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 15/276 9/2000 PermAdmissibility-COL-50-LTLFireability-11 1248081 m, 81212 m/sec, 7662771 t fired, .
[lola][.]
[lola][.] Time elapsed: 295 secs. Pages in use: 270
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 20/276 11/2000 PermAdmissibility-COL-50-LTLFireability-11 1650508 m, 80485 m/sec, 10193413 t fired, .
[lola][.]
[lola][.] Time elapsed: 300 secs. Pages in use: 272
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 25/276 14/2000 PermAdmissibility-COL-50-LTLFireability-11 2050550 m, 80008 m/sec, 12747291 t fired, .
[lola][.]
[lola][.] Time elapsed: 305 secs. Pages in use: 275
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 30/276 16/2000 PermAdmissibility-COL-50-LTLFireability-11 2452320 m, 80354 m/sec, 15280382 t fired, .
[lola][.]
[lola][.] Time elapsed: 310 secs. Pages in use: 277
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 35/276 19/2000 PermAdmissibility-COL-50-LTLFireability-11 2844964 m, 78528 m/sec, 17835911 t fired, .
[lola][.]
[lola][.] Time elapsed: 315 secs. Pages in use: 280
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 40/276 21/2000 PermAdmissibility-COL-50-LTLFireability-11 3241497 m, 79306 m/sec, 20368203 t fired, .
[lola][.]
[lola][.] Time elapsed: 320 secs. Pages in use: 282
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 45/276 24/2000 PermAdmissibility-COL-50-LTLFireability-11 3640605 m, 79821 m/sec, 22891863 t fired, .
[lola][.]
[lola][.] Time elapsed: 325 secs. Pages in use: 285
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 50/276 26/2000 PermAdmissibility-COL-50-LTLFireability-11 4025610 m, 77001 m/sec, 25405774 t fired, .
[lola][.]
[lola][.] Time elapsed: 330 secs. Pages in use: 287
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 55/276 29/2000 PermAdmissibility-COL-50-LTLFireability-11 4418518 m, 78581 m/sec, 27983980 t fired, .
[lola][.]
[lola][.] Time elapsed: 335 secs. Pages in use: 290
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 60/276 32/2000 PermAdmissibility-COL-50-LTLFireability-11 4811537 m, 78603 m/sec, 30490728 t fired, .
[lola][.]
[lola][.] Time elapsed: 340 secs. Pages in use: 293
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 65/276 34/2000 PermAdmissibility-COL-50-LTLFireability-11 5213553 m, 80403 m/sec, 33024252 t fired, .
[lola][.]
[lola][.] Time elapsed: 345 secs. Pages in use: 295
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 70/276 37/2000 PermAdmissibility-COL-50-LTLFireability-11 5596930 m, 76675 m/sec, 35529382 t fired, .
[lola][.]
[lola][.] Time elapsed: 350 secs. Pages in use: 298
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 75/276 39/2000 PermAdmissibility-COL-50-LTLFireability-11 5980690 m, 76752 m/sec, 38062022 t fired, .
[lola][.]
[lola][.] Time elapsed: 355 secs. Pages in use: 300
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 80/276 42/2000 PermAdmissibility-COL-50-LTLFireability-11 6372880 m, 78438 m/sec, 40646357 t fired, .
[lola][.]
[lola][.] Time elapsed: 360 secs. Pages in use: 303
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 85/276 44/2000 PermAdmissibility-COL-50-LTLFireability-11 6766029 m, 78629 m/sec, 43169126 t fired, .
[lola][.]
[lola][.] Time elapsed: 365 secs. Pages in use: 305
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 90/276 47/2000 PermAdmissibility-COL-50-LTLFireability-11 7156846 m, 78163 m/sec, 45711161 t fired, .
[lola][.]
[lola][.] Time elapsed: 370 secs. Pages in use: 308
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 95/276 49/2000 PermAdmissibility-COL-50-LTLFireability-11 7557462 m, 80123 m/sec, 48230451 t fired, .
[lola][.]
[lola][.] Time elapsed: 375 secs. Pages in use: 310
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 100/276 52/2000 PermAdmissibility-COL-50-LTLFireability-11 7940773 m, 76662 m/sec, 50755911 t fired, .
[lola][.]
[lola][.] Time elapsed: 380 secs. Pages in use: 313
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 105/276 54/2000 PermAdmissibility-COL-50-LTLFireability-11 8323261 m, 76497 m/sec, 53276698 t fired, .
[lola][.]
[lola][.] Time elapsed: 385 secs. Pages in use: 315
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 110/276 57/2000 PermAdmissibility-COL-50-LTLFireability-11 8708051 m, 76958 m/sec, 55822440 t fired, .
[lola][.]
[lola][.] Time elapsed: 390 secs. Pages in use: 318
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 115/276 59/2000 PermAdmissibility-COL-50-LTLFireability-11 9078596 m, 74109 m/sec, 58281373 t fired, .
[lola][.]
[lola][.] Time elapsed: 395 secs. Pages in use: 320
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 120/276 62/2000 PermAdmissibility-COL-50-LTLFireability-11 9469076 m, 78096 m/sec, 60796924 t fired, .
[lola][.]
[lola][.] Time elapsed: 400 secs. Pages in use: 323
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 125/276 64/2000 PermAdmissibility-COL-50-LTLFireability-11 9850123 m, 76209 m/sec, 63299153 t fired, .
[lola][.]
[lola][.] Time elapsed: 405 secs. Pages in use: 325
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 130/276 66/2000 PermAdmissibility-COL-50-LTLFireability-11 10240670 m, 78109 m/sec, 65846567 t fired, .
[lola][.]
[lola][.] Time elapsed: 410 secs. Pages in use: 327
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 135/276 69/2000 PermAdmissibility-COL-50-LTLFireability-11 10638347 m, 79535 m/sec, 68341141 t fired, .
[lola][.]
[lola][.] Time elapsed: 415 secs. Pages in use: 330
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 140/276 71/2000 PermAdmissibility-COL-50-LTLFireability-11 11018296 m, 75989 m/sec, 70841244 t fired, .
[lola][.]
[lola][.] Time elapsed: 420 secs. Pages in use: 332
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 145/276 74/2000 PermAdmissibility-COL-50-LTLFireability-11 11400019 m, 76344 m/sec, 73354297 t fired, .
[lola][.]
[lola][.] Time elapsed: 425 secs. Pages in use: 335
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 150/276 76/2000 PermAdmissibility-COL-50-LTLFireability-11 11776615 m, 75319 m/sec, 75869345 t fired, .
[lola][.]
[lola][.] Time elapsed: 430 secs. Pages in use: 337
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 155/276 79/2000 PermAdmissibility-COL-50-LTLFireability-11 12155376 m, 75752 m/sec, 78395252 t fired, .
[lola][.]
[lola][.] Time elapsed: 435 secs. Pages in use: 340
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 160/276 81/2000 PermAdmissibility-COL-50-LTLFireability-11 12538790 m, 76682 m/sec, 80954919 t fired, .
[lola][.]
[lola][.] Time elapsed: 440 secs. Pages in use: 342
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 165/276 84/2000 PermAdmissibility-COL-50-LTLFireability-11 12926411 m, 77524 m/sec, 83540717 t fired, .
[lola][.]
[lola][.] Time elapsed: 445 secs. Pages in use: 345
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 170/276 86/2000 PermAdmissibility-COL-50-LTLFireability-11 13301541 m, 75026 m/sec, 85919608 t fired, .
[lola][.]
[lola][.] Time elapsed: 450 secs. Pages in use: 347
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 175/276 89/2000 PermAdmissibility-COL-50-LTLFireability-11 13676091 m, 74910 m/sec, 88401022 t fired, .
[lola][.]
[lola][.] Time elapsed: 455 secs. Pages in use: 350
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 180/276 91/2000 PermAdmissibility-COL-50-LTLFireability-11 14061233 m, 77028 m/sec, 90925813 t fired, .
[lola][.]
[lola][.] Time elapsed: 460 secs. Pages in use: 352
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 185/276 94/2000 PermAdmissibility-COL-50-LTLFireability-11 14461811 m, 80115 m/sec, 93475922 t fired, .
[lola][.]
[lola][.] Time elapsed: 465 secs. Pages in use: 355
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 190/276 96/2000 PermAdmissibility-COL-50-LTLFireability-11 14850134 m, 77664 m/sec, 95973996 t fired, .
[lola][.]
[lola][.] Time elapsed: 470 secs. Pages in use: 357
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 195/276 99/2000 PermAdmissibility-COL-50-LTLFireability-11 15222724 m, 74518 m/sec, 98432171 t fired, .
[lola][.]
[lola][.] Time elapsed: 475 secs. Pages in use: 360
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 200/276 101/2000 PermAdmissibility-COL-50-LTLFireability-11 15601323 m, 75719 m/sec, 100941850 t fired, .
[lola][.]
[lola][.] Time elapsed: 480 secs. Pages in use: 362
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 205/276 103/2000 PermAdmissibility-COL-50-LTLFireability-11 15977534 m, 75242 m/sec, 103450945 t fired, .
[lola][.]
[lola][.] Time elapsed: 485 secs. Pages in use: 364
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 210/276 106/2000 PermAdmissibility-COL-50-LTLFireability-11 16356199 m, 75733 m/sec, 105978267 t fired, .
[lola][.]
[lola][.] Time elapsed: 490 secs. Pages in use: 367
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 215/276 108/2000 PermAdmissibility-COL-50-LTLFireability-11 16736155 m, 75991 m/sec, 108520019 t fired, .
[lola][.]
[lola][.] Time elapsed: 495 secs. Pages in use: 369
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 220/276 111/2000 PermAdmissibility-COL-50-LTLFireability-11 17116145 m, 75998 m/sec, 111059802 t fired, .
[lola][.]
[lola][.] Time elapsed: 500 secs. Pages in use: 372
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 225/276 113/2000 PermAdmissibility-COL-50-LTLFireability-11 17500278 m, 76826 m/sec, 113633534 t fired, .
[lola][.]
[lola][.] Time elapsed: 505 secs. Pages in use: 374
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 230/276 116/2000 PermAdmissibility-COL-50-LTLFireability-11 17885988 m, 77142 m/sec, 116223952 t fired, .
[lola][.]
[lola][.] Time elapsed: 510 secs. Pages in use: 377
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 235/276 118/2000 PermAdmissibility-COL-50-LTLFireability-11 18273437 m, 77489 m/sec, 118686950 t fired, .
[lola][.]
[lola][.] Time elapsed: 515 secs. Pages in use: 379
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 240/276 121/2000 PermAdmissibility-COL-50-LTLFireability-11 18651026 m, 75517 m/sec, 121179454 t fired, .
[lola][.]
[lola][.] Time elapsed: 520 secs. Pages in use: 382
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 245/276 123/2000 PermAdmissibility-COL-50-LTLFireability-11 19032404 m, 76275 m/sec, 123706397 t fired, .
[lola][.]
[lola][.] Time elapsed: 525 secs. Pages in use: 384
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 250/276 126/2000 PermAdmissibility-COL-50-LTLFireability-11 19413615 m, 76242 m/sec, 126236303 t fired, .
[lola][.]
[lola][.] Time elapsed: 530 secs. Pages in use: 387
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 255/276 128/2000 PermAdmissibility-COL-50-LTLFireability-11 19814420 m, 80161 m/sec, 128756277 t fired, .
[lola][.]
[lola][.] Time elapsed: 535 secs. Pages in use: 389
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 260/276 131/2000 PermAdmissibility-COL-50-LTLFireability-11 20198441 m, 76804 m/sec, 131237820 t fired, .
[lola][.]
[lola][.] Time elapsed: 540 secs. Pages in use: 392
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 265/276 133/2000 PermAdmissibility-COL-50-LTLFireability-11 20577776 m, 75867 m/sec, 133757001 t fired, .
[lola][.]
[lola][.] Time elapsed: 545 secs. Pages in use: 394
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 270/276 135/2000 PermAdmissibility-COL-50-LTLFireability-11 20958634 m, 76171 m/sec, 136264612 t fired, .
[lola][.]
[lola][.] Time elapsed: 550 secs. Pages in use: 396
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 42 LTL EXCL 275/276 138/2000 PermAdmissibility-COL-50-LTLFireability-11 21338685 m, 76010 m/sec, 138797858 t fired, .
[lola][.]
[lola][.] Time elapsed: 555 secs. Pages in use: 399
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][W] CANCELED task # 42 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-11 (local timeout)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 560 secs. Pages in use: 401
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I] LAUNCH task # 39 (type EXCL) for 38 PermAdmissibility-COL-50-LTLFireability-10
[lola][I] time limit : 276 sec
[lola][I] memory limit: 2000 pages
[lola][I] LAUNCH task # 42 (type EXCL) for 41 PermAdmissibility-COL-50-LTLFireability-11
[lola][I] time limit : 3040 sec
[lola][I] memory limit: 5 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 39 LTL EXCL 5/276 9/2000 PermAdmissibility-COL-50-LTLFireability-10 1077757 m, 215551 m/sec, 1599107 t fired, .
[lola][.] 42 LTL EXCL 5/3040 3/5 PermAdmissibility-COL-50-LTLFireability-11 394099 m, -4188917 m/sec, 2342586 t fired, .
[lola][.]
[lola][.] Time elapsed: 565 secs. Pages in use: 413
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I] CANCELED task # 42 (type EXCL) for PermAdmissibility-COL-50-LTLFireability-11 (memory limit exceeded)
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 39 LTL EXCL 10/276 17/2000 PermAdmissibility-COL-50-LTLFireability-10 2119630 m, 208374 m/sec, 3222938 t fired, .
[lola][.]
[lola][.] Time elapsed: 570 secs. Pages in use: 423
[lola][.] # running tasks: 2 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 39 LTL EXCL 15/276 25/2000 PermAdmissibility-COL-50-LTLFireability-10 3196856 m, 215445 m/sec, 4928266 t fired, .
[lola][.]
[lola][.] Time elapsed: 575 secs. Pages in use: 426
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 39 LTL EXCL 20/276 33/2000 PermAdmissibility-COL-50-LTLFireability-10 4256860 m, 212000 m/sec, 6610377 t fired, .
[lola][.]
[lola][.] Time elapsed: 580 secs. Pages in use: 434
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 39 LTL EXCL 25/276 41/2000 PermAdmissibility-COL-50-LTLFireability-10 5326347 m, 213897 m/sec, 8312823 t fired, .
[lola][.]
[lola][.] Time elapsed: 585 secs. Pages in use: 442
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 39 LTL EXCL 30/276 50/2000 PermAdmissibility-COL-50-LTLFireability-10 6385173 m, 211765 m/sec, 10016994 t fired, .
[lola][.]
[lola][.] Time elapsed: 590 secs. Pages in use: 451
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 39 LTL EXCL 35/276 58/2000 PermAdmissibility-COL-50-LTLFireability-10 7439855 m, 210936 m/sec, 11721796 t fired, .
[lola][.]
[lola][.] Time elapsed: 595 secs. Pages in use: 459
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 39 LTL EXCL 40/276 66/2000 PermAdmissibility-COL-50-LTLFireability-10 8480224 m, 208073 m/sec, 13388038 t fired, .
[lola][.]
[lola][.] Time elapsed: 600 secs. Pages in use: 467
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 39 LTL EXCL 45/276 73/2000 PermAdmissibility-COL-50-LTLFireability-10 9484984 m, 200952 m/sec, 15035243 t fired, .
[lola][.]
[lola][.] Time elapsed: 605 secs. Pages in use: 474
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 39 LTL EXCL 50/276 81/2000 PermAdmissibility-COL-50-LTLFireability-10 10537368 m, 210476 m/sec, 16725185 t fired, .
[lola][.]
[lola][.] Time elapsed: 610 secs. Pages in use: 482
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 39 LTL EXCL 55/276 89/2000 PermAdmissibility-COL-50-LTLFireability-10 11551728 m, 202872 m/sec, 18378835 t fired, .
[lola][.]
[lola][.] Time elapsed: 615 secs. Pages in use: 490
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] PermAdmissibility-COL-50-LTLFireability-00: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-07: AG false findpath
[lola][.] PermAdmissibility-COL-50-LTLFireability-14: LTL false LTL model checker
[lola][.] PermAdmissibility-COL-50-LTLFireability-15: CONJ false findpath
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] PermAdmissibility-COL-50-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-03: CONJ 0 1 0 0 3 0 0 1
[lola][.] PermAdmissibility-COL-50-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-05: LTL 0 1 0 0 0 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[lola][.] PermAdmissibility-COL-50-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 39 LTL EXCL 60/276 97/2000 PermAdmissibility-COL-50-LTLFireability-10 12566224 m, 202899 m/sec, 20026718 t fired, .
[lola][.]
[lola][.] Time elapsed: 620 secs. Pages in use: 498
[lola][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-COL-50"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PermAdmissibility-COL-50, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408200148"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-COL-50.tgz
mv PermAdmissibility-COL-50 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;