About the Execution of LoLA for PermAdmissibility-COL-20
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16196.911 | 443185.00 | 450751.00 | 1743.70 | ??????F?F?F???FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408200140.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PermAdmissibility-COL-20, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408200140
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 552K
-rw-r--r-- 1 mcc users 9.5K Apr 12 09:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 111K Apr 12 09:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K Apr 12 09:03 CTLFireability.txt
-rw-r--r-- 1 mcc users 38K Apr 12 09:03 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 09:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 133K Apr 12 09:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Apr 12 09:12 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 66K Apr 12 09:12 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 54K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-00
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-01
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-02
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-03
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-04
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-05
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-06
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-07
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-08
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-09
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-10
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-11
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-12
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-13
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-14
FORMULA_NAME PermAdmissibility-COL-20-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717088186510
FORMULA PermAdmissibility-COL-20-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-20-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-20-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-20-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PermAdmissibility-COL-20-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717088629695
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/FNDP) for 18 PermAdmissibility-COL-20-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/EQUN) for 18 PermAdmissibility-COL-20-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 18 PermAdmissibility-COL-20-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for PermAdmissibility-COL-20-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 58 (type FNDP) for PermAdmissibility-COL-20-LTLFireability-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 59 (type EQUN) for PermAdmissibility-COL-20-LTLFireability-06 (obsolete)
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/FNDP) for PermAdmissibility-COL-20-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] Places: 208, Transitions: 1024
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/EQUN) for PermAdmissibility-COL-20-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 432 transitions removed,40 places removed
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 18 PermAdmissibility-COL-20-LTLFireability-06
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type FNDP) for 18 PermAdmissibility-COL-20-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 18 PermAdmissibility-COL-20-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 28 PermAdmissibility-COL-20-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for PermAdmissibility-COL-20-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 62 (type FNDP) for PermAdmissibility-COL-20-LTLFireability-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for PermAdmissibility-COL-20-LTLFireability-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 PermAdmissibility-COL-20-LTLFireability-14
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 28 PermAdmissibility-COL-20-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for PermAdmissibility-COL-20-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 341
[[35mlola[0m][I] fired transitions : 341
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 28 PermAdmissibility-COL-20-LTLFireability-08
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for PermAdmissibility-COL-20-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 66 (type FNDP) for PermAdmissibility-COL-20-LTLFireability-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for PermAdmissibility-COL-20-LTLFireability-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 PermAdmissibility-COL-20-LTLFireability-15
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type FNDP) for PermAdmissibility-COL-20-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for PermAdmissibility-COL-20-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 323
[[35mlola[0m][I] fired transitions : 323
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 PermAdmissibility-COL-20-LTLFireability-10
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for PermAdmissibility-COL-20-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 321
[[35mlola[0m][I] fired transitions : 321
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 PermAdmissibility-COL-20-LTLFireability-04
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-05-30 16:56:27] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for PermAdmissibility-COL-20-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for PermAdmissibility-COL-20-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for PermAdmissibility-COL-20-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] findlow criterion satisfied
[[35mlola[0m][I] Time for checking findlow: 1
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/SRCH) for 25 PermAdmissibility-COL-20-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/SRCH) for 35 PermAdmissibility-COL-20-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/SRCH) for 44 PermAdmissibility-COL-20-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/SRCH) for PermAdmissibility-COL-20-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/SRCH) for 0 PermAdmissibility-COL-20-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/SRCH) for PermAdmissibility-COL-20-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/SRCH) for PermAdmissibility-COL-20-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 73 (type SRCH) for PermAdmissibility-COL-20-LTLFireability-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 5/449 9/2000 PermAdmissibility-COL-20-LTLFireability-04 1057170 m, 211434 m/sec, 2125196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 10/449 19/2000 PermAdmissibility-COL-20-LTLFireability-04 2301685 m, 248903 m/sec, 4743013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 15/449 27/2000 PermAdmissibility-COL-20-LTLFireability-04 3371162 m, 213895 m/sec, 7012729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 20/449 37/2000 PermAdmissibility-COL-20-LTLFireability-04 4593918 m, 244551 m/sec, 9618045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 25/449 47/2000 PermAdmissibility-COL-20-LTLFireability-04 5799067 m, 241029 m/sec, 12201036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 30/449 56/2000 PermAdmissibility-COL-20-LTLFireability-04 6966517 m, 233490 m/sec, 14691247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 35/449 66/2000 PermAdmissibility-COL-20-LTLFireability-04 8176464 m, 241989 m/sec, 17282698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 40/449 74/2000 PermAdmissibility-COL-20-LTLFireability-04 9279534 m, 220614 m/sec, 19648169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 45/449 80/2000 PermAdmissibility-COL-20-LTLFireability-04 10215419 m, 187177 m/sec, 22411468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 50/449 86/2000 PermAdmissibility-COL-20-LTLFireability-04 11101001 m, 177116 m/sec, 25137416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 55/449 91/2000 PermAdmissibility-COL-20-LTLFireability-04 11971881 m, 174176 m/sec, 27856306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 60/449 96/2000 PermAdmissibility-COL-20-LTLFireability-04 12754597 m, 156543 m/sec, 30332496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 65/449 102/2000 PermAdmissibility-COL-20-LTLFireability-04 13615954 m, 172271 m/sec, 33041537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 70/449 107/2000 PermAdmissibility-COL-20-LTLFireability-04 14455625 m, 167934 m/sec, 35715112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 75/449 112/2000 PermAdmissibility-COL-20-LTLFireability-04 15299582 m, 168791 m/sec, 38409571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 80/449 118/2000 PermAdmissibility-COL-20-LTLFireability-04 16142307 m, 168545 m/sec, 41100955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 85/449 123/2000 PermAdmissibility-COL-20-LTLFireability-04 16983527 m, 168244 m/sec, 43792031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 90/449 128/2000 PermAdmissibility-COL-20-LTLFireability-04 17824128 m, 168120 m/sec, 46480900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 95/449 133/2000 PermAdmissibility-COL-20-LTLFireability-04 18657916 m, 166757 m/sec, 49152174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 100/449 139/2000 PermAdmissibility-COL-20-LTLFireability-04 19491451 m, 166707 m/sec, 51813937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 105/449 144/2000 PermAdmissibility-COL-20-LTLFireability-04 20332376 m, 168185 m/sec, 54507647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 110/449 149/2000 PermAdmissibility-COL-20-LTLFireability-04 21162697 m, 166064 m/sec, 57172258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 115/449 154/2000 PermAdmissibility-COL-20-LTLFireability-04 21977457 m, 162952 m/sec, 59799420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 120/449 159/2000 PermAdmissibility-COL-20-LTLFireability-04 22799400 m, 164388 m/sec, 62444293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 125/449 165/2000 PermAdmissibility-COL-20-LTLFireability-04 23625668 m, 165253 m/sec, 65090673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 130/449 170/2000 PermAdmissibility-COL-20-LTLFireability-04 24454688 m, 165804 m/sec, 67740818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 135/449 175/2000 PermAdmissibility-COL-20-LTLFireability-04 25276484 m, 164359 m/sec, 70372468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 140/449 180/2000 PermAdmissibility-COL-20-LTLFireability-04 26098167 m, 164336 m/sec, 73003516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 145/449 185/2000 PermAdmissibility-COL-20-LTLFireability-04 26924551 m, 165276 m/sec, 75644963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 150/449 191/2000 PermAdmissibility-COL-20-LTLFireability-04 27758101 m, 166710 m/sec, 78307241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 155/449 197/2000 PermAdmissibility-COL-20-LTLFireability-04 28707584 m, 189896 m/sec, 80906129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 LTL EXCL 160/449 204/2000 PermAdmissibility-COL-20-LTLFireability-04 29675015 m, 193486 m/sec, 83535044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for PermAdmissibility-COL-20-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 30331812
[[35mlola[0m][I] fired transitions : 85622376
[[35mlola[0m][I] time used : 164
[[35mlola[0m][I] memory pages used : 208
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 PermAdmissibility-COL-20-LTLFireability-13
[[35mlola[0m][I] time limit : 490 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for PermAdmissibility-COL-20-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 321
[[35mlola[0m][I] fired transitions : 321
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PermAdmissibility-COL-20-LTLFireability-05
[[35mlola[0m][I] time limit : 572 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for PermAdmissibility-COL-20-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 321
[[35mlola[0m][I] fired transitions : 321
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 PermAdmissibility-COL-20-LTLFireability-03
[[35mlola[0m][I] time limit : 687 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for PermAdmissibility-COL-20-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 PermAdmissibility-COL-20-LTLFireability-02
[[35mlola[0m][I] time limit : 858 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 1/858 2/2000 PermAdmissibility-COL-20-LTLFireability-02 153678 m, 30735 m/sec, 180346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 6/858 7/2000 PermAdmissibility-COL-20-LTLFireability-02 1020298 m, 173324 m/sec, 1234011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 11/858 13/2000 PermAdmissibility-COL-20-LTLFireability-02 1848499 m, 165640 m/sec, 2256069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 16/858 18/2000 PermAdmissibility-COL-20-LTLFireability-02 2642224 m, 158745 m/sec, 3326993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 21/858 24/2000 PermAdmissibility-COL-20-LTLFireability-02 3445104 m, 160576 m/sec, 4308172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 26/858 29/2000 PermAdmissibility-COL-20-LTLFireability-02 4263529 m, 163685 m/sec, 5394366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 31/858 35/2000 PermAdmissibility-COL-20-LTLFireability-02 5076631 m, 162620 m/sec, 6409014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 36/858 40/2000 PermAdmissibility-COL-20-LTLFireability-02 5849034 m, 154480 m/sec, 7439117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 41/858 45/2000 PermAdmissibility-COL-20-LTLFireability-02 6643331 m, 158859 m/sec, 8521777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 46/858 50/2000 PermAdmissibility-COL-20-LTLFireability-02 7370725 m, 145478 m/sec, 9661313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 51/858 55/2000 PermAdmissibility-COL-20-LTLFireability-02 8151672 m, 156189 m/sec, 10721614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 56/858 61/2000 PermAdmissibility-COL-20-LTLFireability-02 8948144 m, 159294 m/sec, 11786792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 61/858 66/2000 PermAdmissibility-COL-20-LTLFireability-02 9718282 m, 154027 m/sec, 12793378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 66/858 71/2000 PermAdmissibility-COL-20-LTLFireability-02 10515228 m, 159389 m/sec, 13847805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 71/858 77/2000 PermAdmissibility-COL-20-LTLFireability-02 11287044 m, 154363 m/sec, 14872550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 76/858 82/2000 PermAdmissibility-COL-20-LTLFireability-02 12069395 m, 156470 m/sec, 15876946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 81/858 87/2000 PermAdmissibility-COL-20-LTLFireability-02 12849547 m, 156030 m/sec, 16904447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 86/858 92/2000 PermAdmissibility-COL-20-LTLFireability-02 13597444 m, 149579 m/sec, 18012643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 91/858 97/2000 PermAdmissibility-COL-20-LTLFireability-02 14354389 m, 151389 m/sec, 19123179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 96/858 102/2000 PermAdmissibility-COL-20-LTLFireability-02 15100023 m, 149126 m/sec, 20172527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 101/858 107/2000 PermAdmissibility-COL-20-LTLFireability-02 15784459 m, 136887 m/sec, 21234337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 106/858 112/2000 PermAdmissibility-COL-20-LTLFireability-02 16533679 m, 149844 m/sec, 22323093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 111/858 117/2000 PermAdmissibility-COL-20-LTLFireability-02 17338176 m, 160899 m/sec, 23415035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 116/858 122/2000 PermAdmissibility-COL-20-LTLFireability-02 18078368 m, 148038 m/sec, 24519086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 121/858 128/2000 PermAdmissibility-COL-20-LTLFireability-02 18885795 m, 161485 m/sec, 25558337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 126/858 133/2000 PermAdmissibility-COL-20-LTLFireability-02 19671335 m, 157108 m/sec, 26590798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 131/858 139/2000 PermAdmissibility-COL-20-LTLFireability-02 20462855 m, 158304 m/sec, 27650389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 136/858 144/2000 PermAdmissibility-COL-20-LTLFireability-02 21237342 m, 154897 m/sec, 28682906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 141/858 149/2000 PermAdmissibility-COL-20-LTLFireability-02 22006755 m, 153882 m/sec, 29716096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 146/858 154/2000 PermAdmissibility-COL-20-LTLFireability-02 22790644 m, 156777 m/sec, 30774943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 151/858 160/2000 PermAdmissibility-COL-20-LTLFireability-02 23578880 m, 157647 m/sec, 31844489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 156/858 164/2000 PermAdmissibility-COL-20-LTLFireability-02 24306859 m, 145595 m/sec, 32826312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 161/858 170/2000 PermAdmissibility-COL-20-LTLFireability-02 25076841 m, 153996 m/sec, 33866175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 166/858 175/2000 PermAdmissibility-COL-20-LTLFireability-02 25867778 m, 158187 m/sec, 34916343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 171/858 180/2000 PermAdmissibility-COL-20-LTLFireability-02 26647272 m, 155898 m/sec, 35933541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 176/858 185/2000 PermAdmissibility-COL-20-LTLFireability-02 27406282 m, 151802 m/sec, 36937207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 181/858 191/2000 PermAdmissibility-COL-20-LTLFireability-02 28177477 m, 154239 m/sec, 37968283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 186/858 196/2000 PermAdmissibility-COL-20-LTLFireability-02 28930834 m, 150671 m/sec, 38974654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 191/858 201/2000 PermAdmissibility-COL-20-LTLFireability-02 29693024 m, 152438 m/sec, 40001427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 196/858 206/2000 PermAdmissibility-COL-20-LTLFireability-02 30463667 m, 154128 m/sec, 41042471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 201/858 211/2000 PermAdmissibility-COL-20-LTLFireability-02 31229664 m, 153199 m/sec, 42079347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 206/858 216/2000 PermAdmissibility-COL-20-LTLFireability-02 31958482 m, 145763 m/sec, 43111912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 211/858 221/2000 PermAdmissibility-COL-20-LTLFireability-02 32656278 m, 139559 m/sec, 44144004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 216/858 226/2000 PermAdmissibility-COL-20-LTLFireability-02 33350956 m, 138935 m/sec, 45192430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 221/858 230/2000 PermAdmissibility-COL-20-LTLFireability-02 34044438 m, 138696 m/sec, 46240039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 226/858 235/2000 PermAdmissibility-COL-20-LTLFireability-02 34717724 m, 134657 m/sec, 47259483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 231/858 240/2000 PermAdmissibility-COL-20-LTLFireability-02 35407774 m, 138010 m/sec, 48313909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 236/858 244/2000 PermAdmissibility-COL-20-LTLFireability-02 36100524 m, 138550 m/sec, 49389681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 241/858 249/2000 PermAdmissibility-COL-20-LTLFireability-02 36784448 m, 136784 m/sec, 50430924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 246/858 254/2000 PermAdmissibility-COL-20-LTLFireability-02 37498008 m, 142712 m/sec, 51436033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 251/858 259/2000 PermAdmissibility-COL-20-LTLFireability-02 38228693 m, 146137 m/sec, 52452933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 256/858 263/2000 PermAdmissibility-COL-20-LTLFireability-02 38906076 m, 135476 m/sec, 53497203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 261/858 268/2000 PermAdmissibility-COL-20-LTLFireability-02 39635946 m, 145974 m/sec, 54555201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 266/858 273/2000 PermAdmissibility-COL-20-LTLFireability-02 40400545 m, 152919 m/sec, 55624513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 271/858 278/2000 PermAdmissibility-COL-20-LTLFireability-02 41108817 m, 141654 m/sec, 56730907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-06: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-07: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-09: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-20-LTLFireability-12: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-20-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-00: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-20-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 276/858 283/2000 PermAdmissibility-COL-20-LTLFireability-02 41795077 m, 137252 m/sec, 57761768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-COL-20"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PermAdmissibility-COL-20, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408200140"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-COL-20.tgz
mv PermAdmissibility-COL-20 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;