MCC'2024- Execution of r269-smll-171654408200131

About the Execution of LoLA for PermAdmissibility-COL-10

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16196.871	312810.00	351174.00	1151.70	[undef]	Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408200131.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PermAdmissibility-COL-10, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408200131
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 480K
-rw-r--r-- 1 mcc users 7.0K Apr 12 09:18 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K Apr 12 09:18 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Apr 12 09:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Apr 12 09:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.6K Apr 12 09:28 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 98K Apr 12 09:28 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Apr 12 09:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Apr 12 09:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 37K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-00
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-01
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-02
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-03
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-04
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-05
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-06
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-07
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-08
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-09
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-10
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-11
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-12
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-13
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-14
FORMULA_NAME PermAdmissibility-COL-10-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717087667997

BK_STOP 1717087980807

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/FNDP) for 13 PermAdmissibility-COL-10-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/EQUN) for 13 PermAdmissibility-COL-10-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/SRCH) for 13 PermAdmissibility-COL-10-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type SKEL/CNST) for 0 PermAdmissibility-COL-10-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][W] CANCELED task # 70 (type FNDP) for PermAdmissibility-COL-10-LTLCardinality-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 71 (type EQUN) for PermAdmissibility-COL-10-LTLCardinality-03 (obsolete)
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/FNDP) for PermAdmissibility-COL-10-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 4 (type SKEL/CNST) for PermAdmissibility-COL-10-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Places: 208, Transitions: 1024
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/EQUN) for PermAdmissibility-COL-10-LTLCardinality-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] findlow criterion satisfied
[[35mlola[0m][I] Time for checking findlow: 1
[[35mlola[0m][I] LAUNCH task # 74 (type SKEL/SRCH) for 7 PermAdmissibility-COL-10-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/SRCH) for 13 PermAdmissibility-COL-10-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type SKEL/SRCH) for 24 PermAdmissibility-COL-10-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type SKEL/SRCH) for 24 PermAdmissibility-COL-10-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 75 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 161
[[35mlola[0m][I] fired transitions : 161
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 80 (type SKEL/SRCH) for 34 PermAdmissibility-COL-10-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type SKEL/SRCH) for 34 PermAdmissibility-COL-10-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] Rule S: 432 transitions removed,40 places removed
[*** LOG ERROR #0001 ***] [2024-05-30 16:47:52] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 80 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 43721
[[35mlola[0m][I] fired transitions : 132622
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 PermAdmissibility-COL-10-LTLCardinality-14
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 83 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 44337
[[35mlola[0m][I] fired transitions : 134226
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 93 (type FNDP) for 13 PermAdmissibility-COL-10-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 93 (type FNDP) for PermAdmissibility-COL-10-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/SRCH) for 0 PermAdmissibility-COL-10-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/SRCH) for 10 PermAdmissibility-COL-10-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-01: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 2 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-05: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-13: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-15: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 1/224 1/2000 PermAdmissibility-COL-10-LTLCardinality-14 50713 m, 10142 m/sec, 60677 t fired, .
[[35mlola[0m][.] 74 LTL SRCH 4/896 1/5 PermAdmissibility-COL-10-LTLCardinality-01 1327009 m, 265401 m/sec, 3566418 t fired, .
[[35mlola[0m][.] 77 LTL SRCH 1/899 2/5 PermAdmissibility-COL-10-LTLCardinality-02 195414 m, 39082 m/sec, 363633 t fired, .
[[35mlola[0m][.] 78 LTL SRCH 1/719 1/5 PermAdmissibility-COL-10-LTLCardinality-04 190079 m, 38015 m/sec, 619082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 718193
[[35mlola[0m][I] fired transitions : 1372570
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] LAUNCH task # 90 (type SKEL/SRCH) for 65 PermAdmissibility-COL-10-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1943668
[[35mlola[0m][I] fired transitions : 5110327
[[35mlola[0m][I] time used : 8
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 81 (type SKEL/SRCH) for 44 PermAdmissibility-COL-10-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 2 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-05: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-13: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-15: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 6/239 3/2000 PermAdmissibility-COL-10-LTLCardinality-14 362916 m, 62440 m/sec, 443857 t fired, .
[[35mlola[0m][.] 78 LTL SRCH 6/1193 1/5 PermAdmissibility-COL-10-LTLCardinality-04 923293 m, 146642 m/sec, 4151153 t fired, .
[[35mlola[0m][.] 81 LTL SRCH 1/897 2/5 PermAdmissibility-COL-10-LTLCardinality-08 306947 m, 61389 m/sec, 1620163 t fired, .
[[35mlola[0m][.] 90 LTL SRCH 2/897 2/5 PermAdmissibility-COL-10-LTLCardinality-15 188791 m, 37758 m/sec, 1166765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 90 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 210416
[[35mlola[0m][I] fired transitions : 1283140
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 82 (type SKEL/SRCH) for 50 PermAdmissibility-COL-10-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 161
[[35mlola[0m][I] fired transitions : 161
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 84 (type SKEL/SRCH) for 59 PermAdmissibility-COL-10-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 85 (type SKEL/SRCH) for 31 PermAdmissibility-COL-10-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 85 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 86 (type SKEL/SRCH) for 53 PermAdmissibility-COL-10-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 86 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 161
[[35mlola[0m][I] fired transitions : 161
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 88 (type SKEL/SRCH) for 47 PermAdmissibility-COL-10-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 88 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 161
[[35mlola[0m][I] fired transitions : 161
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 89 (type SKEL/SRCH) for 56 PermAdmissibility-COL-10-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 81 (type SRCH) for PermAdmissibility-COL-10-LTLCardinality-08 (memory limit exceeded)
[[35mlola[0m][I] CANCELED task # 89 (type SRCH) for PermAdmissibility-COL-10-LTLCardinality-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 2 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 2 0 0 0 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 11/299 8/2000 PermAdmissibility-COL-10-LTLCardinality-14 1104547 m, 148326 m/sec, 1438240 t fired, .
[[35mlola[0m][.] 78 LTL SRCH 11/3590 1/5 PermAdmissibility-COL-10-LTLCardinality-04 1939742 m, 203289 m/sec, 9619704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 91 (type SKEL/SRCH) for 41 PermAdmissibility-COL-10-LTLCardinality-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 87 (type SKEL/SRCH) for 62 PermAdmissibility-COL-10-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 91 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 161
[[35mlola[0m][I] fired transitions : 161
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 87 (type SRCH) for PermAdmissibility-COL-10-LTLCardinality-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 2 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 16/299 13/2000 PermAdmissibility-COL-10-LTLCardinality-14 1863200 m, 151730 m/sec, 2447159 t fired, .
[[35mlola[0m][.] 78 LTL SRCH 16/3596 1/5 PermAdmissibility-COL-10-LTLCardinality-04 2928361 m, 197723 m/sec, 15123661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 78 (type SKEL/SRCH) for PermAdmissibility-COL-10-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3449183
[[35mlola[0m][I] fired transitions : 17976272
[[35mlola[0m][I] time used : 18
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 21/326 18/2000 PermAdmissibility-COL-10-LTLCardinality-14 2635096 m, 154379 m/sec, 3461273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 26/326 23/2000 PermAdmissibility-COL-10-LTLCardinality-14 3405058 m, 153992 m/sec, 4497061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 31/326 29/2000 PermAdmissibility-COL-10-LTLCardinality-14 4181238 m, 155236 m/sec, 5590386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 36/326 34/2000 PermAdmissibility-COL-10-LTLCardinality-14 4935896 m, 150931 m/sec, 6695341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 41/326 39/2000 PermAdmissibility-COL-10-LTLCardinality-14 5716717 m, 156164 m/sec, 7792957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 46/326 44/2000 PermAdmissibility-COL-10-LTLCardinality-14 6477773 m, 152211 m/sec, 8855634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 51/326 49/2000 PermAdmissibility-COL-10-LTLCardinality-14 7237965 m, 152038 m/sec, 9948746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 56/326 54/2000 PermAdmissibility-COL-10-LTLCardinality-14 7980322 m, 148471 m/sec, 11087323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 61/326 59/2000 PermAdmissibility-COL-10-LTLCardinality-14 8732078 m, 150351 m/sec, 12268409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 66/326 64/2000 PermAdmissibility-COL-10-LTLCardinality-14 9481319 m, 149848 m/sec, 13351904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 71/326 69/2000 PermAdmissibility-COL-10-LTLCardinality-14 10233942 m, 150524 m/sec, 14418663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 76/326 74/2000 PermAdmissibility-COL-10-LTLCardinality-14 10977884 m, 148788 m/sec, 15470224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 81/326 79/2000 PermAdmissibility-COL-10-LTLCardinality-14 11737128 m, 151848 m/sec, 16514841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 86/326 84/2000 PermAdmissibility-COL-10-LTLCardinality-14 12502093 m, 152993 m/sec, 17536274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 91/326 89/2000 PermAdmissibility-COL-10-LTLCardinality-14 13259926 m, 151566 m/sec, 18549670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 96/326 94/2000 PermAdmissibility-COL-10-LTLCardinality-14 14012116 m, 150438 m/sec, 19551126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 101/326 99/2000 PermAdmissibility-COL-10-LTLCardinality-14 14728105 m, 143197 m/sec, 20536397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 106/326 104/2000 PermAdmissibility-COL-10-LTLCardinality-14 15437113 m, 141801 m/sec, 21547405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 111/326 109/2000 PermAdmissibility-COL-10-LTLCardinality-14 16130280 m, 138633 m/sec, 22550308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 116/326 114/2000 PermAdmissibility-COL-10-LTLCardinality-14 16883141 m, 150572 m/sec, 23589460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 121/326 119/2000 PermAdmissibility-COL-10-LTLCardinality-14 17621770 m, 147725 m/sec, 24623597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 126/326 123/2000 PermAdmissibility-COL-10-LTLCardinality-14 18320016 m, 139649 m/sec, 25668823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 131/326 128/2000 PermAdmissibility-COL-10-LTLCardinality-14 19009309 m, 137858 m/sec, 26751644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 136/326 133/2000 PermAdmissibility-COL-10-LTLCardinality-14 19739433 m, 146024 m/sec, 27832110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 141/326 138/2000 PermAdmissibility-COL-10-LTLCardinality-14 20492478 m, 150609 m/sec, 28889435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 146/326 143/2000 PermAdmissibility-COL-10-LTLCardinality-14 21217146 m, 144933 m/sec, 29924503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 151/326 147/2000 PermAdmissibility-COL-10-LTLCardinality-14 21908078 m, 138186 m/sec, 30965154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 156/326 152/2000 PermAdmissibility-COL-10-LTLCardinality-14 22642943 m, 146973 m/sec, 32035492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 161/326 157/2000 PermAdmissibility-COL-10-LTLCardinality-14 23325674 m, 136546 m/sec, 33117002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 166/326 161/2000 PermAdmissibility-COL-10-LTLCardinality-14 24033847 m, 141634 m/sec, 34252475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 171/326 166/2000 PermAdmissibility-COL-10-LTLCardinality-14 24739916 m, 141213 m/sec, 35429345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 176/326 171/2000 PermAdmissibility-COL-10-LTLCardinality-14 25429870 m, 137990 m/sec, 36532713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 181/326 175/2000 PermAdmissibility-COL-10-LTLCardinality-14 26136514 m, 141328 m/sec, 37623014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 186/326 180/2000 PermAdmissibility-COL-10-LTLCardinality-14 26848847 m, 142466 m/sec, 38637305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 191/326 185/2000 PermAdmissibility-COL-10-LTLCardinality-14 27553481 m, 140926 m/sec, 39715367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 196/326 190/2000 PermAdmissibility-COL-10-LTLCardinality-14 28272457 m, 143795 m/sec, 40716462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 201/326 194/2000 PermAdmissibility-COL-10-LTLCardinality-14 28980763 m, 141661 m/sec, 41777688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 206/326 199/2000 PermAdmissibility-COL-10-LTLCardinality-14 29689972 m, 141841 m/sec, 42910872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 211/326 204/2000 PermAdmissibility-COL-10-LTLCardinality-14 30435964 m, 149198 m/sec, 43991657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 216/326 209/2000 PermAdmissibility-COL-10-LTLCardinality-14 31180910 m, 148989 m/sec, 45114297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 221/326 214/2000 PermAdmissibility-COL-10-LTLCardinality-14 31914185 m, 146655 m/sec, 46047882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 226/326 219/2000 PermAdmissibility-COL-10-LTLCardinality-14 32644559 m, 146074 m/sec, 47030764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 231/326 224/2000 PermAdmissibility-COL-10-LTLCardinality-14 33372604 m, 145609 m/sec, 47995093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 236/326 229/2000 PermAdmissibility-COL-10-LTLCardinality-14 34086006 m, 142680 m/sec, 48953372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 241/326 234/2000 PermAdmissibility-COL-10-LTLCardinality-14 34801867 m, 143172 m/sec, 49935622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 246/326 238/2000 PermAdmissibility-COL-10-LTLCardinality-14 35520527 m, 143732 m/sec, 50939482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 251/326 243/2000 PermAdmissibility-COL-10-LTLCardinality-14 36219501 m, 139794 m/sec, 51984481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 256/326 248/2000 PermAdmissibility-COL-10-LTLCardinality-14 36940580 m, 144215 m/sec, 52974052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 261/326 253/2000 PermAdmissibility-COL-10-LTLCardinality-14 37650885 m, 142061 m/sec, 53969034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 266/326 257/2000 PermAdmissibility-COL-10-LTLCardinality-14 38354181 m, 140659 m/sec, 54982880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 271/326 262/2000 PermAdmissibility-COL-10-LTLCardinality-14 39049008 m, 138965 m/sec, 56051455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 276/326 267/2000 PermAdmissibility-COL-10-LTLCardinality-14 39753023 m, 140803 m/sec, 57145189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 281/326 272/2000 PermAdmissibility-COL-10-LTLCardinality-14 40493414 m, 148078 m/sec, 58268489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 286/326 277/2000 PermAdmissibility-COL-10-LTLCardinality-14 41264351 m, 154187 m/sec, 59343175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 291/326 282/2000 PermAdmissibility-COL-10-LTLCardinality-14 42025748 m, 152279 m/sec, 60442239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 296/326 287/2000 PermAdmissibility-COL-10-LTLCardinality-14 42773560 m, 149562 m/sec, 61583527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 301/326 292/2000 PermAdmissibility-COL-10-LTLCardinality-14 43525084 m, 150304 m/sec, 62689989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-01: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-10-LTLCardinality-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-13: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-10-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-04: CONJ 0 1 0 0 2 0 0 1
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-06: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-08: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-12: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-10-LTLCardinality-14: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 LTL EXCL 306/326 297/2000 PermAdmissibility-COL-10-LTLCardinality-14 44247558 m, 144494 m/sec, 63846093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-COL-10"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PermAdmissibility-COL-10, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408200131"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-COL-10.tgz
mv PermAdmissibility-COL-10 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;