About the Execution of LoLA for PermAdmissibility-COL-02
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16204.155 | 1007141.00 | 1060441.00 | 3308.10 | ??????F????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408200116.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PermAdmissibility-COL-02, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408200116
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 480K
-rw-r--r-- 1 mcc users 7.3K Apr 12 09:10 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K Apr 12 09:10 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Apr 12 09:08 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Apr 12 09:08 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 12 09:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Apr 12 09:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Apr 12 09:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 46K Apr 12 09:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 54K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-00
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-01
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-02
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-03
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-04
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-05
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-06
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-07
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-08
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-09
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-10
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-11
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-12
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-13
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-14
FORMULA_NAME PermAdmissibility-COL-02-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717081564468
FORMULA PermAdmissibility-COL-02-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717082571609
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 208, Transitions: 1024
[[35mlola[0m][I] Rule S: 432 transitions removed,40 places removed
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 PermAdmissibility-COL-02-LTLFireability-07
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 22 PermAdmissibility-COL-02-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 22 PermAdmissibility-COL-02-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 35 PermAdmissibility-COL-02-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for PermAdmissibility-COL-02-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for PermAdmissibility-COL-02-LTLFireability-06 (obsolete)
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for PermAdmissibility-COL-02-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] findlow criterion satisfied
[[35mlola[0m][I] Time for checking findlow: 1
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/SRCH) for 41 PermAdmissibility-COL-02-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/SRCH) for PermAdmissibility-COL-02-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for PermAdmissibility-COL-02-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 516115
[[35mlola[0m][I] fired transitions : 1134572
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 PermAdmissibility-COL-02-LTLFireability-15
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for PermAdmissibility-COL-02-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 33
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 PermAdmissibility-COL-02-LTLFireability-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 1/276 2/2000 PermAdmissibility-COL-02-LTLFireability-14 295018 m, 59003 m/sec, 417951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 6/276 7/2000 PermAdmissibility-COL-02-LTLFireability-14 1014758 m, 143948 m/sec, 1999653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 11/276 12/2000 PermAdmissibility-COL-02-LTLFireability-14 1749231 m, 146894 m/sec, 3578183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 16/276 18/2000 PermAdmissibility-COL-02-LTLFireability-14 2611019 m, 172357 m/sec, 4961392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 21/276 23/2000 PermAdmissibility-COL-02-LTLFireability-14 3411967 m, 160189 m/sec, 6443705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for PermAdmissibility-COL-02-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 26/276 27/2000 PermAdmissibility-COL-02-LTLFireability-14 4014746 m, 120555 m/sec, 8275158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 31/276 31/2000 PermAdmissibility-COL-02-LTLFireability-14 4613011 m, 119653 m/sec, 10175303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 36/276 35/2000 PermAdmissibility-COL-02-LTLFireability-14 5167654 m, 110928 m/sec, 12033091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 41/276 41/2000 PermAdmissibility-COL-02-LTLFireability-14 6105112 m, 187491 m/sec, 13446077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 46/276 47/2000 PermAdmissibility-COL-02-LTLFireability-14 7005581 m, 180093 m/sec, 14919486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 51/276 51/2000 PermAdmissibility-COL-02-LTLFireability-14 7654623 m, 129808 m/sec, 16650383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 56/276 55/2000 PermAdmissibility-COL-02-LTLFireability-14 8228941 m, 114863 m/sec, 18503542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 61/276 59/2000 PermAdmissibility-COL-02-LTLFireability-14 8800765 m, 114364 m/sec, 20362801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 66/276 64/2000 PermAdmissibility-COL-02-LTLFireability-14 9594507 m, 158748 m/sec, 21910558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 71/276 70/2000 PermAdmissibility-COL-02-LTLFireability-14 10501452 m, 181389 m/sec, 23248158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 76/276 76/2000 PermAdmissibility-COL-02-LTLFireability-14 11341901 m, 168089 m/sec, 24681181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 81/276 81/2000 PermAdmissibility-COL-02-LTLFireability-14 12204493 m, 172518 m/sec, 26090962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 86/276 87/2000 PermAdmissibility-COL-02-LTLFireability-14 13054069 m, 169915 m/sec, 27524044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 91/276 93/2000 PermAdmissibility-COL-02-LTLFireability-14 13856608 m, 160507 m/sec, 28883960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 96/276 98/2000 PermAdmissibility-COL-02-LTLFireability-14 14629716 m, 154621 m/sec, 30278899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 101/276 102/2000 PermAdmissibility-COL-02-LTLFireability-14 15251775 m, 124411 m/sec, 31963437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 106/276 106/2000 PermAdmissibility-COL-02-LTLFireability-14 15845112 m, 118667 m/sec, 33710773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 111/276 109/2000 PermAdmissibility-COL-02-LTLFireability-14 16406158 m, 112209 m/sec, 35485829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 116/276 113/2000 PermAdmissibility-COL-02-LTLFireability-14 16938228 m, 106414 m/sec, 37328102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 121/276 116/2000 PermAdmissibility-COL-02-LTLFireability-14 17481050 m, 108564 m/sec, 39163080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 126/276 120/2000 PermAdmissibility-COL-02-LTLFireability-14 18054820 m, 114754 m/sec, 40970286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 131/276 123/2000 PermAdmissibility-COL-02-LTLFireability-14 18596397 m, 108315 m/sec, 42828918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 136/276 127/2000 PermAdmissibility-COL-02-LTLFireability-14 19129949 m, 106710 m/sec, 44686337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 141/276 131/2000 PermAdmissibility-COL-02-LTLFireability-14 19685435 m, 111097 m/sec, 46483523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 146/276 134/2000 PermAdmissibility-COL-02-LTLFireability-14 20200447 m, 103002 m/sec, 48379599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 151/276 139/2000 PermAdmissibility-COL-02-LTLFireability-14 20938680 m, 147646 m/sec, 49735041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 156/276 144/2000 PermAdmissibility-COL-02-LTLFireability-14 21714617 m, 155187 m/sec, 50895241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 161/276 149/2000 PermAdmissibility-COL-02-LTLFireability-14 22469903 m, 151057 m/sec, 52103018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 166/276 154/2000 PermAdmissibility-COL-02-LTLFireability-14 23237026 m, 153424 m/sec, 53282965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 171/276 158/2000 PermAdmissibility-COL-02-LTLFireability-14 23992455 m, 151085 m/sec, 54468345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 176/276 163/2000 PermAdmissibility-COL-02-LTLFireability-14 24733177 m, 148144 m/sec, 55691463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 181/276 168/2000 PermAdmissibility-COL-02-LTLFireability-14 25521601 m, 157684 m/sec, 56812251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 186/276 173/2000 PermAdmissibility-COL-02-LTLFireability-14 26290166 m, 153713 m/sec, 57950023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 191/276 178/2000 PermAdmissibility-COL-02-LTLFireability-14 26990143 m, 139995 m/sec, 59183836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 196/276 183/2000 PermAdmissibility-COL-02-LTLFireability-14 27722794 m, 146530 m/sec, 60376907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 201/276 187/2000 PermAdmissibility-COL-02-LTLFireability-14 28450367 m, 145514 m/sec, 61604031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 206/276 192/2000 PermAdmissibility-COL-02-LTLFireability-14 29179368 m, 145800 m/sec, 62819470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 211/276 197/2000 PermAdmissibility-COL-02-LTLFireability-14 29912875 m, 146701 m/sec, 64021954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for PermAdmissibility-COL-02-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30466239
[[35mlola[0m][I] fired transitions : 65069971
[[35mlola[0m][I] time used : 215
[[35mlola[0m][I] memory pages used : 200
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 PermAdmissibility-COL-02-LTLFireability-13
[[35mlola[0m][I] time limit : 281 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 1/281 1/2000 PermAdmissibility-COL-02-LTLFireability-13 58170 m, 11634 m/sec, 480877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 6/281 3/2000 PermAdmissibility-COL-02-LTLFireability-13 404508 m, 69267 m/sec, 3529035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 11/281 5/2000 PermAdmissibility-COL-02-LTLFireability-13 739126 m, 66923 m/sec, 6661280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 16/281 8/2000 PermAdmissibility-COL-02-LTLFireability-13 1105358 m, 73246 m/sec, 9673661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 21/281 10/2000 PermAdmissibility-COL-02-LTLFireability-13 1436378 m, 66204 m/sec, 12795670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 26/281 12/2000 PermAdmissibility-COL-02-LTLFireability-13 1772153 m, 67155 m/sec, 15811572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 31/281 14/2000 PermAdmissibility-COL-02-LTLFireability-13 2066891 m, 58947 m/sec, 18872805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 36/281 16/2000 PermAdmissibility-COL-02-LTLFireability-13 2387780 m, 64177 m/sec, 21813246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 41/281 18/2000 PermAdmissibility-COL-02-LTLFireability-13 2664647 m, 55373 m/sec, 24885073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 46/281 20/2000 PermAdmissibility-COL-02-LTLFireability-13 2995189 m, 66108 m/sec, 27755053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 51/281 22/2000 PermAdmissibility-COL-02-LTLFireability-13 3293811 m, 59724 m/sec, 30676285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 56/281 24/2000 PermAdmissibility-COL-02-LTLFireability-13 3665124 m, 74262 m/sec, 33318082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 61/281 26/2000 PermAdmissibility-COL-02-LTLFireability-13 3983101 m, 63595 m/sec, 36196486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 66/281 28/2000 PermAdmissibility-COL-02-LTLFireability-13 4285702 m, 60520 m/sec, 39080941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 71/281 30/2000 PermAdmissibility-COL-02-LTLFireability-13 4624582 m, 67776 m/sec, 41824330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 76/281 32/2000 PermAdmissibility-COL-02-LTLFireability-13 4926349 m, 60353 m/sec, 44669000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 81/281 34/2000 PermAdmissibility-COL-02-LTLFireability-13 5242718 m, 63273 m/sec, 47435179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 86/281 36/2000 PermAdmissibility-COL-02-LTLFireability-13 5517328 m, 54922 m/sec, 50259774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 91/281 38/2000 PermAdmissibility-COL-02-LTLFireability-13 5803960 m, 57326 m/sec, 53043480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 96/281 39/2000 PermAdmissibility-COL-02-LTLFireability-13 6069401 m, 53088 m/sec, 55870305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 101/281 41/2000 PermAdmissibility-COL-02-LTLFireability-13 6364674 m, 59054 m/sec, 58620195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 106/281 43/2000 PermAdmissibility-COL-02-LTLFireability-13 6661247 m, 59314 m/sec, 61299820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 111/281 45/2000 PermAdmissibility-COL-02-LTLFireability-13 6948640 m, 57478 m/sec, 63977984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 116/281 47/2000 PermAdmissibility-COL-02-LTLFireability-13 7317130 m, 73698 m/sec, 66763184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 121/281 49/2000 PermAdmissibility-COL-02-LTLFireability-13 7637151 m, 64004 m/sec, 69798087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 126/281 52/2000 PermAdmissibility-COL-02-LTLFireability-13 7978525 m, 68274 m/sec, 72709304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 131/281 54/2000 PermAdmissibility-COL-02-LTLFireability-13 8294274 m, 63149 m/sec, 75753306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 136/281 56/2000 PermAdmissibility-COL-02-LTLFireability-13 8613752 m, 63895 m/sec, 78675412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 141/281 58/2000 PermAdmissibility-COL-02-LTLFireability-13 8911193 m, 59488 m/sec, 81559171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 146/281 60/2000 PermAdmissibility-COL-02-LTLFireability-13 9193641 m, 56489 m/sec, 84451234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 151/281 61/2000 PermAdmissibility-COL-02-LTLFireability-13 9488680 m, 59007 m/sec, 87342467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 156/281 63/2000 PermAdmissibility-COL-02-LTLFireability-13 9789034 m, 60070 m/sec, 90111972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 161/281 65/2000 PermAdmissibility-COL-02-LTLFireability-13 10081656 m, 58524 m/sec, 92854095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 166/281 68/2000 PermAdmissibility-COL-02-LTLFireability-13 10435373 m, 70743 m/sec, 95519792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 171/281 69/2000 PermAdmissibility-COL-02-LTLFireability-13 10729821 m, 58889 m/sec, 98298253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 176/281 71/2000 PermAdmissibility-COL-02-LTLFireability-13 11039284 m, 61892 m/sec, 100972976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 181/281 73/2000 PermAdmissibility-COL-02-LTLFireability-13 11325341 m, 57211 m/sec, 103741044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 186/281 75/2000 PermAdmissibility-COL-02-LTLFireability-13 11638311 m, 62594 m/sec, 106435223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 191/281 77/2000 PermAdmissibility-COL-02-LTLFireability-13 11900539 m, 52445 m/sec, 109177259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 196/281 79/2000 PermAdmissibility-COL-02-LTLFireability-13 12184955 m, 56883 m/sec, 111831325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 201/281 80/2000 PermAdmissibility-COL-02-LTLFireability-13 12425016 m, 48012 m/sec, 114609530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 206/281 82/2000 PermAdmissibility-COL-02-LTLFireability-13 12719969 m, 58990 m/sec, 117223958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 211/281 84/2000 PermAdmissibility-COL-02-LTLFireability-13 13001359 m, 56278 m/sec, 119865491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 216/281 86/2000 PermAdmissibility-COL-02-LTLFireability-13 13333216 m, 66371 m/sec, 122341636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 221/281 88/2000 PermAdmissibility-COL-02-LTLFireability-13 13739479 m, 81252 m/sec, 124727779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 226/281 91/2000 PermAdmissibility-COL-02-LTLFireability-13 14123342 m, 76772 m/sec, 127104741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 231/281 93/2000 PermAdmissibility-COL-02-LTLFireability-13 14488214 m, 72974 m/sec, 129523278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 236/281 95/2000 PermAdmissibility-COL-02-LTLFireability-13 14870196 m, 76396 m/sec, 131856801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 241/281 98/2000 PermAdmissibility-COL-02-LTLFireability-13 15205281 m, 67017 m/sec, 134325197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 246/281 99/2000 PermAdmissibility-COL-02-LTLFireability-13 15405183 m, 39980 m/sec, 137515272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 251/281 100/2000 PermAdmissibility-COL-02-LTLFireability-13 15592868 m, 37537 m/sec, 140689646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 256/281 101/2000 PermAdmissibility-COL-02-LTLFireability-13 15768772 m, 35180 m/sec, 143902138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 261/281 102/2000 PermAdmissibility-COL-02-LTLFireability-13 15949637 m, 36173 m/sec, 147094736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 266/281 104/2000 PermAdmissibility-COL-02-LTLFireability-13 16158932 m, 41859 m/sec, 150075445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 271/281 105/2000 PermAdmissibility-COL-02-LTLFireability-13 16332676 m, 34748 m/sec, 153195725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 276/281 106/2000 PermAdmissibility-COL-02-LTLFireability-13 16507634 m, 34991 m/sec, 156218829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 281/281 107/2000 PermAdmissibility-COL-02-LTLFireability-13 16667723 m, 32017 m/sec, 159139354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for PermAdmissibility-COL-02-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 PermAdmissibility-COL-02-LTLFireability-08
[[35mlola[0m][I] time limit : 281 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 PermAdmissibility-COL-02-LTLFireability-13
[[35mlola[0m][I] time limit : 3095 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 5/281 6/2000 PermAdmissibility-COL-02-LTLFireability-08 790060 m, 158012 m/sec, 1367151 t fired, .
[[35mlola[0m][.] 48 LTL EXCL 5/3095 3/5 PermAdmissibility-COL-02-LTLFireability-13 354498 m, -3262645 m/sec, 3045100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 10/281 10/2000 PermAdmissibility-COL-02-LTLFireability-08 1561534 m, 154294 m/sec, 2729414 t fired, .
[[35mlola[0m][.] 48 LTL EXCL 10/257 5/5 PermAdmissibility-COL-02-LTLFireability-13 676895 m, 64479 m/sec, 6016152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for PermAdmissibility-COL-02-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 15/281 16/2000 PermAdmissibility-COL-02-LTLFireability-08 2351271 m, 157947 m/sec, 4145213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 20/281 21/2000 PermAdmissibility-COL-02-LTLFireability-08 3142138 m, 158173 m/sec, 5583037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 25/281 26/2000 PermAdmissibility-COL-02-LTLFireability-08 3907521 m, 153076 m/sec, 7109460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 30/281 30/2000 PermAdmissibility-COL-02-LTLFireability-08 4671957 m, 152887 m/sec, 8642424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 35/281 35/2000 PermAdmissibility-COL-02-LTLFireability-08 5419074 m, 149423 m/sec, 10204422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 40/281 40/2000 PermAdmissibility-COL-02-LTLFireability-08 6160733 m, 148331 m/sec, 11731008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 45/281 45/2000 PermAdmissibility-COL-02-LTLFireability-08 6907424 m, 149338 m/sec, 13231260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 50/281 49/2000 PermAdmissibility-COL-02-LTLFireability-08 7550475 m, 128610 m/sec, 14826853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 55/281 52/2000 PermAdmissibility-COL-02-LTLFireability-08 8009295 m, 91764 m/sec, 16402401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 60/281 55/2000 PermAdmissibility-COL-02-LTLFireability-08 8467112 m, 91563 m/sec, 18014663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 65/281 57/2000 PermAdmissibility-COL-02-LTLFireability-08 8918978 m, 90373 m/sec, 19629143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 70/281 60/2000 PermAdmissibility-COL-02-LTLFireability-08 9366479 m, 89500 m/sec, 21195383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 75/281 63/2000 PermAdmissibility-COL-02-LTLFireability-08 9816598 m, 90023 m/sec, 22836101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 80/281 66/2000 PermAdmissibility-COL-02-LTLFireability-08 10262705 m, 89221 m/sec, 24483538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 85/281 69/2000 PermAdmissibility-COL-02-LTLFireability-08 10703299 m, 88118 m/sec, 26132581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 90/281 71/2000 PermAdmissibility-COL-02-LTLFireability-08 11133823 m, 86104 m/sec, 27879709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 95/281 74/2000 PermAdmissibility-COL-02-LTLFireability-08 11559276 m, 85090 m/sec, 29607303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 100/281 77/2000 PermAdmissibility-COL-02-LTLFireability-08 11998511 m, 87847 m/sec, 31303515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 105/281 80/2000 PermAdmissibility-COL-02-LTLFireability-08 12421485 m, 84594 m/sec, 33080719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 110/281 82/2000 PermAdmissibility-COL-02-LTLFireability-08 12849427 m, 85588 m/sec, 34848560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 115/281 85/2000 PermAdmissibility-COL-02-LTLFireability-08 13280224 m, 86159 m/sec, 36558787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 120/281 88/2000 PermAdmissibility-COL-02-LTLFireability-08 13701135 m, 84182 m/sec, 38343755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 125/281 90/2000 PermAdmissibility-COL-02-LTLFireability-08 14133332 m, 86439 m/sec, 40051311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 130/281 93/2000 PermAdmissibility-COL-02-LTLFireability-08 14545305 m, 82394 m/sec, 41832015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 135/281 96/2000 PermAdmissibility-COL-02-LTLFireability-08 15090350 m, 109009 m/sec, 43500374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 140/281 101/2000 PermAdmissibility-COL-02-LTLFireability-08 15864116 m, 154753 m/sec, 44888830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 145/281 106/2000 PermAdmissibility-COL-02-LTLFireability-08 16639750 m, 155126 m/sec, 46288643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 150/281 111/2000 PermAdmissibility-COL-02-LTLFireability-08 17415762 m, 155202 m/sec, 47716712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 155/281 116/2000 PermAdmissibility-COL-02-LTLFireability-08 18171309 m, 151109 m/sec, 49057684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 160/281 121/2000 PermAdmissibility-COL-02-LTLFireability-08 18924800 m, 150698 m/sec, 50443928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 165/281 126/2000 PermAdmissibility-COL-02-LTLFireability-08 19699129 m, 154865 m/sec, 51825125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 170/281 131/2000 PermAdmissibility-COL-02-LTLFireability-08 20461478 m, 152469 m/sec, 53212427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 175/281 135/2000 PermAdmissibility-COL-02-LTLFireability-08 21218520 m, 151408 m/sec, 54532145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 180/281 140/2000 PermAdmissibility-COL-02-LTLFireability-08 21986849 m, 153665 m/sec, 55949152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 185/281 145/2000 PermAdmissibility-COL-02-LTLFireability-08 22738932 m, 150416 m/sec, 57343846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 190/281 150/2000 PermAdmissibility-COL-02-LTLFireability-08 23469454 m, 146104 m/sec, 58741755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 195/281 155/2000 PermAdmissibility-COL-02-LTLFireability-08 24210456 m, 148200 m/sec, 60138064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 200/281 159/2000 PermAdmissibility-COL-02-LTLFireability-08 24918024 m, 141513 m/sec, 61659052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 205/281 164/2000 PermAdmissibility-COL-02-LTLFireability-08 25640189 m, 144433 m/sec, 63112956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 210/281 168/2000 PermAdmissibility-COL-02-LTLFireability-08 26363752 m, 144712 m/sec, 64565042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 215/281 173/2000 PermAdmissibility-COL-02-LTLFireability-08 27080187 m, 143287 m/sec, 66024698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 220/281 178/2000 PermAdmissibility-COL-02-LTLFireability-08 27794011 m, 142764 m/sec, 67496592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 225/281 182/2000 PermAdmissibility-COL-02-LTLFireability-08 28520663 m, 145330 m/sec, 68974925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 230/281 187/2000 PermAdmissibility-COL-02-LTLFireability-08 29246992 m, 145265 m/sec, 70422395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 235/281 191/2000 PermAdmissibility-COL-02-LTLFireability-08 29945592 m, 139720 m/sec, 71977996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 240/281 196/2000 PermAdmissibility-COL-02-LTLFireability-08 30661554 m, 143192 m/sec, 73499013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 245/281 200/2000 PermAdmissibility-COL-02-LTLFireability-08 31377780 m, 143245 m/sec, 74939728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 250/281 205/2000 PermAdmissibility-COL-02-LTLFireability-08 32086877 m, 141819 m/sec, 76352215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 255/281 209/2000 PermAdmissibility-COL-02-LTLFireability-08 32785314 m, 139687 m/sec, 77867812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 260/281 214/2000 PermAdmissibility-COL-02-LTLFireability-08 33485861 m, 140109 m/sec, 79369789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 265/281 219/2000 PermAdmissibility-COL-02-LTLFireability-08 34209352 m, 144698 m/sec, 80843572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 270/281 223/2000 PermAdmissibility-COL-02-LTLFireability-08 34923247 m, 142779 m/sec, 82296587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 275/281 228/2000 PermAdmissibility-COL-02-LTLFireability-08 35622274 m, 139805 m/sec, 83797276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 280/281 232/2000 PermAdmissibility-COL-02-LTLFireability-08 36311001 m, 137745 m/sec, 85337836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 33 (type EXCL) for PermAdmissibility-COL-02-LTLFireability-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 15 PermAdmissibility-COL-02-LTLFireability-05
[[35mlola[0m][I] time limit : 281 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 PermAdmissibility-COL-02-LTLFireability-08
[[35mlola[0m][I] time limit : 2810 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/281 6/2000 PermAdmissibility-COL-02-LTLFireability-05 887290 m, 177458 m/sec, 1147291 t fired, .
[[35mlola[0m][.] 33 LTL EXCL 5/2810 5/5 PermAdmissibility-COL-02-LTLFireability-08 759955 m, -7110209 m/sec, 1310274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 33 (type EXCL) for PermAdmissibility-COL-02-LTLFireability-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 10/281 13/2000 PermAdmissibility-COL-02-LTLFireability-05 1816342 m, 185810 m/sec, 2398030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 15/281 19/2000 PermAdmissibility-COL-02-LTLFireability-05 2726896 m, 182110 m/sec, 3658146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 20/281 25/2000 PermAdmissibility-COL-02-LTLFireability-05 3629018 m, 180424 m/sec, 4893927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 25/281 31/2000 PermAdmissibility-COL-02-LTLFireability-05 4540443 m, 182285 m/sec, 6101848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 30/281 37/2000 PermAdmissibility-COL-02-LTLFireability-05 5433369 m, 178585 m/sec, 7324453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 35/281 43/2000 PermAdmissibility-COL-02-LTLFireability-05 6323098 m, 177945 m/sec, 8576923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 40/281 48/2000 PermAdmissibility-COL-02-LTLFireability-05 7201736 m, 175727 m/sec, 9816631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 45/281 54/2000 PermAdmissibility-COL-02-LTLFireability-05 8073000 m, 174252 m/sec, 11019500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 50/281 60/2000 PermAdmissibility-COL-02-LTLFireability-05 8916107 m, 168621 m/sec, 12295991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 55/281 66/2000 PermAdmissibility-COL-02-LTLFireability-05 9753539 m, 167486 m/sec, 13585809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 60/281 71/2000 PermAdmissibility-COL-02-LTLFireability-05 10572038 m, 163699 m/sec, 14863553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 65/281 77/2000 PermAdmissibility-COL-02-LTLFireability-05 11412267 m, 168045 m/sec, 16134568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 70/281 82/2000 PermAdmissibility-COL-02-LTLFireability-05 12221100 m, 161766 m/sec, 17471008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 75/281 87/2000 PermAdmissibility-COL-02-LTLFireability-05 13039755 m, 163731 m/sec, 18800359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 80/281 93/2000 PermAdmissibility-COL-02-LTLFireability-05 13863111 m, 164671 m/sec, 20066590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 85/281 98/2000 PermAdmissibility-COL-02-LTLFireability-05 14670745 m, 161526 m/sec, 21381690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 90/281 104/2000 PermAdmissibility-COL-02-LTLFireability-05 15496926 m, 165236 m/sec, 22664385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 95/281 109/2000 PermAdmissibility-COL-02-LTLFireability-05 16283949 m, 157404 m/sec, 23989191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 100/281 114/2000 PermAdmissibility-COL-02-LTLFireability-05 17112367 m, 165683 m/sec, 25275895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 105/281 120/2000 PermAdmissibility-COL-02-LTLFireability-05 18013810 m, 180288 m/sec, 26475663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 110/281 126/2000 PermAdmissibility-COL-02-LTLFireability-05 18876189 m, 172475 m/sec, 27745662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 115/281 132/2000 PermAdmissibility-COL-02-LTLFireability-05 19720228 m, 168807 m/sec, 28988064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 120/281 137/2000 PermAdmissibility-COL-02-LTLFireability-05 20589919 m, 173938 m/sec, 30189629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 125/281 143/2000 PermAdmissibility-COL-02-LTLFireability-05 21430750 m, 168166 m/sec, 31424274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 130/281 149/2000 PermAdmissibility-COL-02-LTLFireability-05 22303391 m, 174528 m/sec, 32641810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 135/281 154/2000 PermAdmissibility-COL-02-LTLFireability-05 23147830 m, 168887 m/sec, 33861675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 140/281 160/2000 PermAdmissibility-COL-02-LTLFireability-05 23996121 m, 169658 m/sec, 35110750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 145/281 166/2000 PermAdmissibility-COL-02-LTLFireability-05 24839414 m, 168658 m/sec, 36286554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 150/281 171/2000 PermAdmissibility-COL-02-LTLFireability-05 25649554 m, 162028 m/sec, 37501865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 155/281 176/2000 PermAdmissibility-COL-02-LTLFireability-05 26459163 m, 161921 m/sec, 38698331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 160/281 182/2000 PermAdmissibility-COL-02-LTLFireability-05 27293561 m, 166879 m/sec, 39873884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 165/281 188/2000 PermAdmissibility-COL-02-LTLFireability-05 28123348 m, 165957 m/sec, 41100588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 170/281 193/2000 PermAdmissibility-COL-02-LTLFireability-05 28988353 m, 173001 m/sec, 42248051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 175/281 199/2000 PermAdmissibility-COL-02-LTLFireability-05 29843372 m, 171003 m/sec, 43378609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 180/281 204/2000 PermAdmissibility-COL-02-LTLFireability-05 30673533 m, 166032 m/sec, 44542401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 185/281 210/2000 PermAdmissibility-COL-02-LTLFireability-05 31510957 m, 167484 m/sec, 45678287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 190/281 215/2000 PermAdmissibility-COL-02-LTLFireability-05 32333079 m, 164424 m/sec, 46858306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 195/281 221/2000 PermAdmissibility-COL-02-LTLFireability-05 33169933 m, 167370 m/sec, 47989236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 200/281 226/2000 PermAdmissibility-COL-02-LTLFireability-05 33985033 m, 163020 m/sec, 49110699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 205/281 232/2000 PermAdmissibility-COL-02-LTLFireability-05 34842964 m, 171586 m/sec, 50294479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 210/281 238/2000 PermAdmissibility-COL-02-LTLFireability-05 35670949 m, 165597 m/sec, 51486960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-06: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-LTLFireability-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-05: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PermAdmissibility-COL-02-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 215/281 243/2000 PermAdmissibility-COL-02-LTLFireability-05 36490264 m, 163863 m/sec, 52656495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-COL-02"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PermAdmissibility-COL-02, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408200116"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-COL-02.tgz
mv PermAdmissibility-COL-02 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;