MCC'2024- Execution of r269-smll-171654408200114

About the Execution of LoLA for PermAdmissibility-COL-02

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16208.663	1230877.00	1425169.00	4760.50	???????T????????	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408200114.qcow2',
Waiting for the VM to be ready (probing ssh)
.....................................................................
===============================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PermAdmissibility-COL-02, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408200114
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 480K
-rw-r--r-- 1 mcc users 7.3K Apr 12 09:10 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K Apr 12 09:10 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Apr 12 09:08 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Apr 12 09:08 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.
-rw-r--r-- 1 mcc users 6.3K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 23 07:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Apr 23 07:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 12 09:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Apr 12 09:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Apr 12 09:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 46K Apr 12 09:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 23 07:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 23 07:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 54K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-00
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-01
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-02
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-03
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-04
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-05
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-06
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-07
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-08
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-09
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-10
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-11
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-12
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-13
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-14
FORMULA_NAME PermAdmissibility-COL-02-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717080319611

FORMULA PermAdmissibility-COL-02-CTLFireability-2024-07

BK_STOP 1717081550488

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m-
[[35mlola[0m][W] [1m[33munknown unit in memory specification:
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnm
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xml
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFi
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/FNDP) for 29
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/EQUN) for 29
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/SRCH) for 29
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/FNDP) for
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for PermAdmissibi
[[35mlola[0m][W] CANCELED task # 59 (type SRCH) for PermAdmissibi
[[35mlola[0m][I] Places: 208, Transitions: 1024
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/EQUN) for
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 432 transitions removed,40 places
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 9 PermAdmissibi
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 9 PermAdmissibi
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 9 PermAdmissibi
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for PermAdmissibi
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for PermAdmissibi
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for PermAdmissibi
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 PermAdmissib
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 32 PermAdmissib
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type FNDP) for 29 PermAdmissib
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 29 PermAdmissib
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type FNDP) for PermAdmissibi
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 69 (type EQUN) for PermAdmissibi
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for PermAdmissibi
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for PermAdmissibi
[[35mlola[0m][I] result : true
[[35mlola[0m][I] findlow criterion satisfied
[[35mlola[0m][I] Time for checking findlow: 1
[[35mlola[0m][I] LAUNCH task # 75 (type SKEL/EQUN) for 32
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/SRCH) for 32
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type SKEL/EQUN) for
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/SRCH) for
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 16
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 39 CTL EXCL 5/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 39 CTL EXCL 10/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 39 CTL EXCL 15/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 39 CTL EXCL 20/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 39 CTL EXCL 25/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 39 CTL EXCL 30/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for PermAdmissibi
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 39 CTL EXCL 35/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 39 CTL EXCL 40/239
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for PermAdmissibi
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7839543
[[35mlola[0m][I] fired transitions : 11886912
[[35mlola[0m][I] time used : 40
[[35mlola[0m][I] memory pages used : 35
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 PermAdmissib
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 5/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 10/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 15/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 20/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 25/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 30/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 35/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 40/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 45/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 50/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 55/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 60/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 65/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 70/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 75/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 80/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 85/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 90/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 95/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 100/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 105/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 110/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 115/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 120/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 125/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 130/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 135/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 140/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 145/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 150/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 155/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 160/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 165/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 170/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 175/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 180/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 185/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 190/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 195/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 200/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 205/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 210/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 215/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 220/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 225/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 230/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 235/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 240/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 245/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 250/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for PermAdmissibi
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 PermAdmissib
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 PermAdmissib
[[35mlola[0m][I] time limit : 3304 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for PermAdmissibi
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 54 CTL EXCL 5/254
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 54 (type EXCL) for PermAdmissibi
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 PermAdmissib
[[35mlola[0m][I] time limit : 274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for PermAdmissibi
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 104
[[35mlola[0m][I] fired transitions : 103
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 PermAdmissib
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for PermAdmissibi
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 61367
[[35mlola[0m][I] fired transitions : 317085
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 PermAdmissib
[[35mlola[0m][I] time limit : 329 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 5/329
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 10/329
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 15/329
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 20/329
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 25/329
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 30/329
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 35/329
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 40/329
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 45/329
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 50/329
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 42 CTL EXCL 55/329
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for PermAdmissibi
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10157686
[[35mlola[0m][I] fired transitions : 16270781
[[35mlola[0m][I] time used : 57
[[35mlola[0m][I] memory pages used : 45
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 PermAdmissib
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 36 CTL EXCL 3/359
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for PermAdmissibi
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1281723
[[35mlola[0m][I] fired transitions : 1964794
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 6
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 9 PermAdmissibi
[[35mlola[0m][I] time limit : 403 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 16 CTL EXCL 2/403
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 16 CTL EXCL 7/403
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 16 CTL EXCL 12/403
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 16 CTL EXCL 17/403
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for PermAdmissibi
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4112325
[[35mlola[0m][I] fired transitions : 5749696
[[35mlola[0m][I] time used : 20
[[35mlola[0m][I] memory pages used : 19
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 PermAdmissibil
[[35mlola[0m][I] time limit : 535 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 2/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 7/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 12/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 17/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 22/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 27/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 32/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 37/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 42/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 47/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 52/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 57/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 62/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 67/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 72/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 77/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 82/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 87/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 92/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 97/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 102/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 107/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 112/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 117/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 122/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 127/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 132/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 137/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 142/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 147/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 152/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 157/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 162/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 167/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 172/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 177/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 182/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 187/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 192/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 197/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 202/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 207/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 212/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 217/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 222/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 227/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 232/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 237/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 242/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 247/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 252/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 257/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 262/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 267/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 272/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 277/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 282/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 287/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 292/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 297/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 302/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 307/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 312/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 317/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 322/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 327/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 332/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 337/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 342/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 347/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 352/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 357/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 362/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 367/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 372/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 377/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 382/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 387/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 392/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 397/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 402/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 407/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 412/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 417/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 422/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 427/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 432/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 437/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 442/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 447/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 452/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 457/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 462/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 467/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 472/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 477/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 482/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 487/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 492/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 497/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 502/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 507/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 512/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 517/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 522/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 527/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 532/535
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for PermAdmissibil
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 PermAdmissibil
[[35mlola[0m][I] time limit : 534 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 PermAdmissibil
[[35mlola[0m][I] time limit : 2674 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 5/534
[[35mlola[0m][.] 7 CTL EXCL 5/2674
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 10/534
[[35mlola[0m][.] 7 CTL EXCL 10/445
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for PermAdmissibil
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 15/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 20/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 25/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 30/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 35/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 40/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 45/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 50/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 55/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 60/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 65/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 70/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 75/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 80/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 85/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 90/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 95/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 100/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 105/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 110/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 115/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 120/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 125/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 130/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 135/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 140/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 145/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 150/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 155/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 160/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 165/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 170/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 175/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 180/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 185/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 190/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 195/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 200/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 205/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 210/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 215/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 220/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-08:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-09:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-10:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-11:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-12:
[[35mlola[0m][.] [1m[32mPermAdmissibility-COL-02-CTLFireability-2024-13:
[[35mlola[0m][.] [1m[31mPermAdmissibility-COL-02-CTLFireability-2024-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-00:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-01:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-02:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-04:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-05:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-06:
[[35mlola[0m][.] PermAdmissibility-COL-02-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 1 CTL EXCL 269/534
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 411 Killed
fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ ====================== xml template) TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT -timelimit[0m) using default[0m l[0m [0m formula[0m) reability.xml[0m PermAdmissibility-COL-02-CTLFireability-2024-07 PermAdmissibility-COL-02-CTLFireability-2024-07 PermAdmissibility-COL-02-CTLFireability-2024-07 PermAdmissibility-COL-02-CTLFireability-2024-07 lity-COL-02-CTLFireability-2024-07 (obsolete) lity-COL-02-CTLFireability-2024-07 (obsolete) PermAdmissibility-COL-02-CTLFireability-2024-07 removed lity-COL-02-CTLFireability-2024-03 lity-COL-02-CTLFireability-2024-03 lity-COL-02-CTLFireability-2024-03 lity-COL-02-CTLFireability-2024-03 lity-COL-02-CTLFireability-2024-03 lity-COL-02-CTLFireability-2024-03 (obsolete) ility-COL-02-CTLFireability-2024-10 ility-COL-02-CTLFireability-2024-08 ility-COL-02-CTLFireability-2024-07 ility-COL-02-CTLFireability-2024-07 lity-COL-02-CTLFireability-2024-07 lity-COL-02-CTLFireability-2024-07 (obsolete) lity-COL-02-CTLFireability-2024-07 lity-COL-02-CTLFireability-2024-08 PermAdmissibility-COL-02-CTLFireability-2024-08 PermAdmissibility-COL-02-CTLFireability-2024-08 PermAdmissibility-COL-02-CTLFireability-2024-08 PermAdmissibility-COL-02-CTLFireability-2024-08 CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 5 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 PermAdmissibility-COL-02-CTLFireability-2024-10 800322 m, 160064 m/sec, 1074703 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 5 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 PermAdmissibility-COL-02-CTLFireability-2024-10 1726094 m, 185154 m/sec, 2338935 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 5 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 PermAdmissibility-COL-02-CTLFireability-2024-10 2740295 m, 202840 m/sec, 3777182 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 5 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 18/2000 PermAdmissibility-COL-02-CTLFireability-2024-10 3777003 m, 207341 m/sec, 5246693 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 5 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 PermAdmissibility-COL-02-CTLFireability-2024-10 4824470 m, 209493 m/sec, 6865642 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 5 0 0 1 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 PermAdmissibility-COL-02-CTLFireability-2024-10 5844859 m, 204077 m/sec, 8570235 t fired, . lity-COL-02-CTLFireability-2024-03 CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 31/2000 PermAdmissibility-COL-02-CTLFireability-2024-10 6872339 m, 205496 m/sec, 10142742 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 35/2000 PermAdmissibility-COL-02-CTLFireability-2024-10 7827148 m, 190961 m/sec, 11854511 t fired, . lity-COL-02-CTLFireability-2024-10 ility-COL-02-CTLFireability-2024-15 CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 645855 m, 129171 m/sec, 2331047 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 6/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 1200915 m, 111012 m/sec, 5030427 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 1742861 m, 108389 m/sec, 7516296 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 2324523 m, 116332 m/sec, 10100186 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 2842547 m, 103604 m/sec, 12702308 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 15/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 3439916 m, 119473 m/sec, 15235475 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 17/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 3904385 m, 92893 m/sec, 17911984 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 4425417 m, 104206 m/sec, 20259691 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 4939903 m, 102897 m/sec, 22803871 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 5487229 m, 109465 m/sec, 25377810 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 6011979 m, 104950 m/sec, 27892366 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 28/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 6576335 m, 112871 m/sec, 30419529 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 30/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 7066616 m, 98056 m/sec, 32948954 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 33/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 7646776 m, 116032 m/sec, 35414354 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 35/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 8097451 m, 90135 m/sec, 37947333 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 37/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 8694604 m, 119430 m/sec, 40353020 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 39/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 9259789 m, 113037 m/sec, 42881792 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 41/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 9724765 m, 92995 m/sec, 45451199 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 44/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 10278235 m, 110694 m/sec, 47901086 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 46/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 10724423 m, 89237 m/sec, 50408353 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 48/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 11299591 m, 115033 m/sec, 52803990 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 50/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 11809129 m, 101907 m/sec, 55256990 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 52/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 12282774 m, 94729 m/sec, 57714907 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 54/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 12766651 m, 96775 m/sec, 60169743 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 56/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 13182596 m, 83189 m/sec, 62520445 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 58/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 13667593 m, 96999 m/sec, 64988898 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 60/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 14165669 m, 99615 m/sec, 67404963 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 63/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 14731771 m, 113220 m/sec, 69609426 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 65/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 15269339 m, 107513 m/sec, 72058518 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 67/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 15763041 m, 98740 m/sec, 74485364 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 69/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 16263608 m, 100113 m/sec, 76883482 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 71/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 16762719 m, 99822 m/sec, 79240960 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 73/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 17227655 m, 92987 m/sec, 81632461 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 75/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 17675396 m, 89548 m/sec, 84004777 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 77/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 18189807 m, 102882 m/sec, 86439681 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 79/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 18622407 m, 86520 m/sec, 88917864 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 81/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 19064581 m, 88434 m/sec, 91359936 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 83/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 19568465 m, 100776 m/sec, 93743041 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 85/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 20037969 m, 93900 m/sec, 96161827 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 87/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 20457564 m, 83919 m/sec, 98564565 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 89/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 20930679 m, 94623 m/sec, 100904786 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 91/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 21463655 m, 106595 m/sec, 103328388 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 93/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 21967368 m, 100742 m/sec, 105743398 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 95/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 22455844 m, 97695 m/sec, 108127718 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 97/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 22954197 m, 99670 m/sec, 110503093 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 99/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 23469944 m, 103149 m/sec, 112842764 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 101/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 23941559 m, 94323 m/sec, 115231535 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 103/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 24407543 m, 93196 m/sec, 117587560 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 105/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 24855494 m, 89590 m/sec, 119924059 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 107/2000 PermAdmissibility-COL-02-CTLFireability-2024-15 25367470 m, 102395 m/sec, 122222860 t fired, . lity-COL-02-CTLFireability-2024-15 (local timeout) CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 1 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m ility-COL-02-CTLFireability-2024-14 ility-COL-02-CTLFireability-2024-15 lity-COL-02-CTLFireability-2024-14 CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/5 PermAdmissibility-COL-02-CTLFireability-2024-15 695733 m, -4934347 m/sec, 2498876 t fired, . lity-COL-02-CTLFireability-2024-15 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m ility-COL-02-CTLFireability-2024-13 lity-COL-02-CTLFireability-2024-13 ility-COL-02-CTLFireability-2024-12 lity-COL-02-CTLFireability-2024-12 ility-COL-02-CTLFireability-2024-11 CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 4/2000 PermAdmissibility-COL-02-CTLFireability-2024-11 733724 m, 146744 m/sec, 1089543 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 8/2000 PermAdmissibility-COL-02-CTLFireability-2024-11 1679238 m, 189102 m/sec, 2524524 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 PermAdmissibility-COL-02-CTLFireability-2024-11 2594591 m, 183070 m/sec, 4028359 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 PermAdmissibility-COL-02-CTLFireability-2024-11 3541715 m, 189424 m/sec, 5458150 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 PermAdmissibility-COL-02-CTLFireability-2024-11 4455980 m, 182853 m/sec, 6944354 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 24/2000 PermAdmissibility-COL-02-CTLFireability-2024-11 5408112 m, 190426 m/sec, 8300088 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 28/2000 PermAdmissibility-COL-02-CTLFireability-2024-11 6319985 m, 182374 m/sec, 9706195 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 32/2000 PermAdmissibility-COL-02-CTLFireability-2024-11 7186760 m, 173355 m/sec, 11173297 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 36/2000 PermAdmissibility-COL-02-CTLFireability-2024-11 8066525 m, 175953 m/sec, 12668834 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 40/2000 PermAdmissibility-COL-02-CTLFireability-2024-11 8943100 m, 175315 m/sec, 14146989 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 43/2000 PermAdmissibility-COL-02-CTLFireability-2024-11 9811169 m, 173613 m/sec, 15616967 t fired, . lity-COL-02-CTLFireability-2024-11 ility-COL-02-CTLFireability-2024-09 CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 2 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 PermAdmissibility-COL-02-CTLFireability-2024-09 570984 m, 114196 m/sec, 859371 t fired, . lity-COL-02-CTLFireability-2024-09 lity-COL-02-CTLFireability-2024-03 CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 2/2000 PermAdmissibility-COL-02-CTLFireability-2024-03 267459 m, 53491 m/sec, 347588 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 PermAdmissibility-COL-02-CTLFireability-2024-03 1336470 m, 213802 m/sec, 1797717 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 11/2000 PermAdmissibility-COL-02-CTLFireability-2024-03 2364964 m, 205698 m/sec, 3235790 t fired, . CATEGORY VALUE PRODUCED BY[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 1 1 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 PermAdmissibility-COL-02-CTLFireability-2024-03 3384945 m, 203996 m/sec, 4695659 t fired, . lity-COL-02-CTLFireability-2024-03 ity-COL-02-CTLFireability-2024-02 CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 1/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 113228 m, 22645 m/sec, 138691 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 3/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 613838 m, 100122 m/sec, 808158 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 1111985 m, 99629 m/sec, 1488724 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 7/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 1627791 m, 103161 m/sec, 2236615 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 10/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 2158936 m, 106229 m/sec, 2980833 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 12/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 2696162 m, 107445 m/sec, 3753888 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 3242308 m, 109229 m/sec, 4522208 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 3784813 m, 108501 m/sec, 5273649 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 19/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 4265804 m, 96198 m/sec, 5947807 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 20/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 4738982 m, 94635 m/sec, 6606145 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 23/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 5220250 m, 96253 m/sec, 7300953 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 25/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 5734529 m, 102855 m/sec, 8060275 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 27/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 6305597 m, 114213 m/sec, 8860382 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 29/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 6838488 m, 106578 m/sec, 9644443 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 32/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 7348967 m, 102095 m/sec, 10389037 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 34/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 7813618 m, 92930 m/sec, 11053084 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 36/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 8327193 m, 102715 m/sec, 11817543 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 38/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 8807686 m, 96098 m/sec, 12511865 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 40/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 9341674 m, 106797 m/sec, 13346274 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 42/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 9877687 m, 107202 m/sec, 14117094 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 45/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 10442251 m, 112912 m/sec, 14960405 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 47/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 10959277 m, 103405 m/sec, 15702480 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 49/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 11512918 m, 110728 m/sec, 16546805 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 51/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 12052678 m, 107952 m/sec, 17375505 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 54/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 12619251 m, 113314 m/sec, 18234779 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 56/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 13206624 m, 117474 m/sec, 19091173 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 59/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 13786896 m, 116054 m/sec, 19969818 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 61/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 14336171 m, 109855 m/sec, 20766126 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 63/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 14878930 m, 108551 m/sec, 21585353 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 66/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 15433665 m, 110947 m/sec, 22418186 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 68/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 15946488 m, 102564 m/sec, 23160654 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 70/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 16456835 m, 102069 m/sec, 23931250 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 72/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 16987243 m, 106081 m/sec, 24710413 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 75/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 17543880 m, 111327 m/sec, 25583356 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 77/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 18083168 m, 107857 m/sec, 26428300 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 79/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 18651708 m, 113708 m/sec, 27265078 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 81/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 19128308 m, 95320 m/sec, 27955502 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 83/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 19578851 m, 90108 m/sec, 28586981 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 85/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 20061791 m, 96588 m/sec, 29308301 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 87/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 20558428 m, 99327 m/sec, 30021022 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 90/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 21088685 m, 106051 m/sec, 30810534 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 92/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 21565899 m, 95442 m/sec, 31533670 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 94/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 22079316 m, 102683 m/sec, 32275375 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 96/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 22535619 m, 91260 m/sec, 32936801 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 98/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 22990429 m, 90962 m/sec, 33613235 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 100/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 23484703 m, 98854 m/sec, 34391881 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 102/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 24035222 m, 110103 m/sec, 35210698 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 104/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 24527516 m, 98458 m/sec, 35956544 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 106/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 25013440 m, 97184 m/sec, 36703387 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 108/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 25489491 m, 95210 m/sec, 37426690 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 110/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 25994294 m, 100960 m/sec, 38226533 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 112/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 26430330 m, 87207 m/sec, 38900220 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 114/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 26932966 m, 100527 m/sec, 39702380 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 117/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 27430580 m, 99522 m/sec, 40450176 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 119/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 27964056 m, 106695 m/sec, 41272953 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 121/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 28466163 m, 100421 m/sec, 42067016 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 123/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 29000852 m, 106937 m/sec, 42928000 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 125/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 29514860 m, 102801 m/sec, 43773449 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 128/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 30047535 m, 106535 m/sec, 44567973 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 130/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 30538381 m, 98169 m/sec, 45284942 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 132/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 31047299 m, 101783 m/sec, 46043693 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 134/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 31495377 m, 89615 m/sec, 46701717 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 136/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 32007803 m, 102485 m/sec, 47480223 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 138/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 32484738 m, 95387 m/sec, 48212547 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 140/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 32984259 m, 99904 m/sec, 48986870 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 142/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 33502485 m, 103645 m/sec, 49774863 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 145/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 34019570 m, 103417 m/sec, 50600557 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 147/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 34514739 m, 99033 m/sec, 51371098 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 149/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 34973767 m, 91805 m/sec, 52071421 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 151/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 35459875 m, 97221 m/sec, 52824553 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 153/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 35909429 m, 89910 m/sec, 53546854 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 155/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 36399171 m, 97948 m/sec, 54334238 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 157/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 36851450 m, 90455 m/sec, 55075289 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 159/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 37359770 m, 101664 m/sec, 55876268 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 161/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 37845927 m, 97231 m/sec, 56608896 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 163/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 38351522 m, 101119 m/sec, 57372293 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 165/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 38869352 m, 103566 m/sec, 58134690 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 167/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 39353591 m, 96847 m/sec, 58898644 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 169/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 39876085 m, 104498 m/sec, 59709873 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 172/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 40376661 m, 100115 m/sec, 60494178 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 174/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 40881611 m, 100990 m/sec, 61324255 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 176/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 41406841 m, 105046 m/sec, 62175768 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 178/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 41942348 m, 107101 m/sec, 63049048 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 181/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 42483813 m, 108293 m/sec, 63981887 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 183/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 42968429 m, 96923 m/sec, 64750020 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 185/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 43451468 m, 96607 m/sec, 65554399 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 187/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 43990714 m, 107849 m/sec, 66457070 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 189/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 44535684 m, 108994 m/sec, 67294006 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 192/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 45097854 m, 112434 m/sec, 68176064 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 194/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 45672593 m, 114947 m/sec, 69100842 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 197/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 46250300 m, 115541 m/sec, 70007599 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 199/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 46818948 m, 113729 m/sec, 70928481 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 201/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 47323418 m, 100894 m/sec, 71714215 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 203/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 47856231 m, 106562 m/sec, 72542800 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 206/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 48386339 m, 106021 m/sec, 73374970 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 208/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 48911069 m, 104946 m/sec, 74238729 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 210/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 49459058 m, 109597 m/sec, 75164213 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 212/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 49992144 m, 106617 m/sec, 76032789 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 215/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 50509856 m, 103542 m/sec, 76898411 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 217/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 51036009 m, 105230 m/sec, 77764427 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 219/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 51557905 m, 104379 m/sec, 78569410 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 221/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 52112274 m, 110873 m/sec, 79419688 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 224/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 52648094 m, 107164 m/sec, 80238098 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 226/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 53173466 m, 105074 m/sec, 81083005 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 228/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 53720493 m, 109405 m/sec, 81971710 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 230/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 54271885 m, 110278 m/sec, 82895201 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 233/2000 PermAdmissibility-COL-02-CTLFireability-2024-02 54838982 m, 113419 m/sec, 83783852 t fired, . ity-COL-02-CTLFireability-2024-02 (local timeout) CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 1 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m ity-COL-02-CTLFireability-2024-00 ity-COL-02-CTLFireability-2024-02 CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 5/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 1070689 m, 214137 m/sec, 1430808 t fired, . 2/5 PermAdmissibility-COL-02-CTLFireability-2024-02 468438 m, -10874108 m/sec, 624359 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 9/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 2098895 m, 205641 m/sec, 2890954 t fired, . 5/5 PermAdmissibility-COL-02-CTLFireability-2024-02 955287 m, 97369 m/sec, 1282277 t fired, . ity-COL-02-CTLFireability-2024-02 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 3112751 m, 202771 m/sec, 4331659 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 18/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 4118578 m, 201165 m/sec, 5747475 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 22/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 5102911 m, 196866 m/sec, 7124632 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 26/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 6069945 m, 193406 m/sec, 8536963 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 30/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 7042939 m, 194598 m/sec, 9944848 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 34/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 7995156 m, 190443 m/sec, 11314313 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 38/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 8937452 m, 188459 m/sec, 12720794 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 42/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 9924472 m, 197404 m/sec, 14185852 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 47/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 10938149 m, 202735 m/sec, 15671650 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 51/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 11919227 m, 196215 m/sec, 17167638 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 55/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 12916819 m, 199518 m/sec, 18672946 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 59/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 13910112 m, 198658 m/sec, 20154567 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 64/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 14918810 m, 201739 m/sec, 21640980 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 68/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 15924488 m, 201135 m/sec, 23132316 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 72/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 16903932 m, 195888 m/sec, 24578468 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 76/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 17860198 m, 191253 m/sec, 26069540 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 80/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 18869833 m, 201927 m/sec, 27572347 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 84/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 19852130 m, 196459 m/sec, 29004885 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 88/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 20808821 m, 191338 m/sec, 30407036 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 93/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 21809830 m, 200201 m/sec, 31869623 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 97/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 22775910 m, 193216 m/sec, 33314733 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 101/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 23728398 m, 190497 m/sec, 34769604 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 105/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 24697629 m, 193846 m/sec, 36222251 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 109/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 25641256 m, 188725 m/sec, 37672601 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 113/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 26570024 m, 185753 m/sec, 39121704 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 117/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 27528447 m, 191684 m/sec, 40597970 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 121/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 28459818 m, 186274 m/sec, 42056604 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 125/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 29370380 m, 182112 m/sec, 43528679 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 129/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 30354796 m, 196883 m/sec, 45014377 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 133/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 31334631 m, 195967 m/sec, 46459322 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 137/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 32229139 m, 178901 m/sec, 47822687 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 141/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 33174184 m, 189009 m/sec, 49277136 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 145/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 34102878 m, 185738 m/sec, 50736984 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 149/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 35049632 m, 189350 m/sec, 52196732 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 153/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 35958963 m, 181866 m/sec, 53624914 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 157/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 36838846 m, 175976 m/sec, 55052806 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 161/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 37788486 m, 189928 m/sec, 56517268 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 165/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 38741294 m, 190561 m/sec, 57939690 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 168/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 39641008 m, 179942 m/sec, 59344962 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 172/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 40549761 m, 181750 m/sec, 60763516 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 176/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 41441275 m, 178302 m/sec, 62232478 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 180/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 42291155 m, 169976 m/sec, 63651098 t fired, . CATEGORY VALUE PRODUCED BY[0m DISJ true CTL model checker[0m EF true findpath[0m EG false skeleton: state space / EG[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m CTL false CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS[0m 181/2000 PermAdmissibility-COL-02-CTLFireability-2024-00 42572837 m, 56336 m/sec, 64118307 t fired, . $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-COL-02"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PermAdmissibility-COL-02, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408200114"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-COL-02.tgz
mv PermAdmissibility-COL-02 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;