About the Execution of LoLA for ParamProductionCell-PT-5
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
1007.947 | 231115.00 | 249218.00 | 672.20 | TTTFFFTTTTTFTFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408000049.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ParamProductionCell-PT-5, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408000049
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 608K
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Apr 23 07:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 23 07:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 23 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 20:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 125K Apr 12 20:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Apr 12 20:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 48K Apr 12 20:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 174K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2024-00
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2024-01
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2024-02
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2024-03
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2024-04
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2024-05
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2024-06
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2024-07
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2024-08
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2024-09
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2024-10
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2024-11
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2023-12
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2023-13
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2023-14
FORMULA_NAME ParamProductionCell-PT-5-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717054951154
FORMULA ParamProductionCell-PT-5-CTLCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2023-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2023-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-5-CTLCardinality-2023-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-03: CONJ false findpath[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-09: EGEF true CTL model checker[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-5-CTLCardinality-2023-12: AGEF true tscc_search[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-13: AG false findpath[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-15: DISJ false DISJ[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 231 secs. Pages in use: 8
BK_STOP 1717055182269
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 29 (type CNST) for 28 ParamProductionCell-PT-5-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 29 (type CNST) for ParamProductionCell-PT-5-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ParamProductionCell-PT-5-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 142 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 9 ParamProductionCell-PT-5-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 9 ParamProductionCell-PT-5-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for ParamProductionCell-PT-5-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for ParamProductionCell-PT-5-CTLCardinality-2024-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 49 ParamProductionCell-PT-5-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 49 ParamProductionCell-PT-5-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 43 ParamProductionCell-PT-5-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for ParamProductionCell-PT-5-CTLCardinality-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 40 ParamProductionCell-PT-5-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for ParamProductionCell-PT-5-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for ParamProductionCell-PT-5-CTLCardinality-2023-15 (obsolete)
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 40 ParamProductionCell-PT-5-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for ParamProductionCell-PT-5-CTLCardinality-2023-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ParamProductionCell-PT-5-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 60835
[[35mlola[0m][I] fired transitions : 132637
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 49 ParamProductionCell-PT-5-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 285 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for ParamProductionCell-PT-5-CTLCardinality-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 ParamProductionCell-PT-5-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 311 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for ParamProductionCell-PT-5-CTLCardinality-2023-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for ParamProductionCell-PT-5-CTLCardinality-2023-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for ParamProductionCell-PT-5-CTLCardinality-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 182577
[[35mlola[0m][I] fired transitions : 711193
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 ParamProductionCell-PT-5-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 342 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for ParamProductionCell-PT-5-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 332
[[35mlola[0m][I] fired transitions : 683
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 ParamProductionCell-PT-5-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 380 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for ParamProductionCell-PT-5-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 61
[[35mlola[0m][I] fired transitions : 61
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 ParamProductionCell-PT-5-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 428 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-15: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2023-12: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 4/428 2/2000 ParamProductionCell-PT-5-CTLCardinality-2024-07 395668 m, 79133 m/sec, 2033194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-15: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2023-12: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 9/428 5/2000 ParamProductionCell-PT-5-CTLCardinality-2024-07 965127 m, 113891 m/sec, 5506887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for ParamProductionCell-PT-5-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for ParamProductionCell-PT-5-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1511835
[[35mlola[0m][I] fired transitions : 9291314
[[35mlola[0m][I] time used : 13
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 ParamProductionCell-PT-5-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 487 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-15: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2023-12: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 1/487 1/2000 ParamProductionCell-PT-5-CTLCardinality-2024-06 31905 m, 6381 m/sec, 73805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-15: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2023-12: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 6/487 4/2000 ParamProductionCell-PT-5-CTLCardinality-2024-06 742299 m, 142078 m/sec, 3407361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-15: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2023-12: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 11/487 5/2000 ParamProductionCell-PT-5-CTLCardinality-2024-06 1021351 m, 55810 m/sec, 6914566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-15: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2023-12: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 16/487 6/2000 ParamProductionCell-PT-5-CTLCardinality-2024-06 1249805 m, 45690 m/sec, 10378174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-15: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2023-12: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 21/487 7/2000 ParamProductionCell-PT-5-CTLCardinality-2024-06 1431502 m, 36339 m/sec, 13901078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-15: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2023-12: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 26/487 8/2000 ParamProductionCell-PT-5-CTLCardinality-2024-06 1625449 m, 38789 m/sec, 17464870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for ParamProductionCell-PT-5-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1657242
[[35mlola[0m][I] fired transitions : 18505044
[[35mlola[0m][I] time used : 27
[[35mlola[0m][I] memory pages used : 8
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 ParamProductionCell-PT-5-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 564 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for ParamProductionCell-PT-5-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 70
[[35mlola[0m][I] fired transitions : 72
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 ParamProductionCell-PT-5-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 677 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for ParamProductionCell-PT-5-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 210
[[35mlola[0m][I] fired transitions : 283
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ParamProductionCell-PT-5-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 846 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-15: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2023-12: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 4/846 3/2000 ParamProductionCell-PT-5-CTLCardinality-2024-02 637496 m, 127499 m/sec, 2441003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-15: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2023-12: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 9/846 6/2000 ParamProductionCell-PT-5-CTLCardinality-2024-02 1208373 m, 114175 m/sec, 6074649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-5-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-13: AG false findpath[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-5-CTLCardinality-2023-15: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-5-CTLCardinality-2023-12: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 14/846 8/2000 ParamProductionCell-PT-5-CTLCardinality-2024-02 1657242 m, 89773 m/sec, 9535463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ParamProductionCell-PT-5-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1657242
[[35mlola[0m][I] fired transitions : 9567427
[[35mlola[0m][I] time used : 14
[[35mlola[0m][I] memory pages used : 8
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ParamProductionCell-PT-5-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 1123 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ParamProductionCell-PT-5-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2092
[[35mlola[0m][I] fired transitions : 4716
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ParamProductionCell-PT-5-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 1685 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for ParamProductionCell-PT-5-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 290
[[35mlola[0m][I] fired transitions : 707
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 40 ParamProductionCell-PT-5-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 3371 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for ParamProductionCell-PT-5-CTLCardinality-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 389847
[[35mlola[0m][I] fired transitions : 954191
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ParamProductionCell-PT-5"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ParamProductionCell-PT-5, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408000049"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ParamProductionCell-PT-5.tgz
mv ParamProductionCell-PT-5 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;