About the Execution of LoLA for ParamProductionCell-PT-4
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2389.088 | 456058.00 | 459797.00 | 1735.20 | TFFFFFFTTFTFTFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408000041.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ParamProductionCell-PT-4, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408000041
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 684K
-rw-r--r-- 1 mcc users 8.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.2K Apr 23 07:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 23 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Apr 12 20:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 161K Apr 12 20:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Apr 12 20:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Apr 12 20:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 174K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2024-00
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2024-01
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2024-02
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2024-03
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2024-04
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2024-05
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2024-06
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2024-07
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2024-08
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2024-09
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2024-10
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2024-11
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2023-12
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2023-13
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2023-14
FORMULA_NAME ParamProductionCell-PT-4-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717054409901
FORMULA ParamProductionCell-PT-4-CTLCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2023-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2023-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-4-CTLCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-08: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-09: EG false state space / EG[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-11: EU false state space /EU[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ false DISJ[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 455 secs. Pages in use: 12
BK_STOP 1717054865959
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ParamProductionCell-PT-4-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 107 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 325
[[35mlola[0m][I] fired transitions : 325
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 30 ParamProductionCell-PT-4-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 123 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 37 ParamProductionCell-PT-4-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 27 ParamProductionCell-PT-4-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for ParamProductionCell-PT-4-CTLCardinality-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for ParamProductionCell-PT-4-CTLCardinality-2024-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 5/195 4/2000 ParamProductionCell-PT-4-CTLCardinality-2024-10 645794 m, 129158 m/sec, 3024441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 10/195 6/2000 ParamProductionCell-PT-4-CTLCardinality-2024-10 1177659 m, 106373 m/sec, 6285817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 15/195 8/2000 ParamProductionCell-PT-4-CTLCardinality-2024-10 1722916 m, 109051 m/sec, 9580695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 20/195 11/2000 ParamProductionCell-PT-4-CTLCardinality-2024-10 2268220 m, 109060 m/sec, 12894199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2409739
[[35mlola[0m][I] fired transitions : 14646055
[[35mlola[0m][I] time used : 23
[[35mlola[0m][I] memory pages used : 12
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 ParamProductionCell-PT-4-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 206 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 2/206 3/2000 ParamProductionCell-PT-4-CTLCardinality-2023-15 426056 m, 85211 m/sec, 1276011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 7/206 7/2000 ParamProductionCell-PT-4-CTLCardinality-2023-15 1312277 m, 177244 m/sec, 4463297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 12/206 10/2000 ParamProductionCell-PT-4-CTLCardinality-2023-15 2125965 m, 162737 m/sec, 7718048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2409739
[[35mlola[0m][I] fired transitions : 9827663
[[35mlola[0m][I] time used : 16
[[35mlola[0m][I] memory pages used : 12
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 43 ParamProductionCell-PT-4-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 219 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 ParamProductionCell-PT-4-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 235 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 1/235 2/2000 ParamProductionCell-PT-4-CTLCardinality-2023-12 312222 m, 62444 m/sec, 1329603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 6/235 6/2000 ParamProductionCell-PT-4-CTLCardinality-2023-12 1227851 m, 183125 m/sec, 5357813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1528421
[[35mlola[0m][I] fired transitions : 6708328
[[35mlola[0m][I] time used : 8
[[35mlola[0m][I] memory pages used : 8
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 30 ParamProductionCell-PT-4-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 252 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 3/252 3/2000 ParamProductionCell-PT-4-CTLCardinality-2024-10 534413 m, 106882 m/sec, 2237795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 8/252 6/2000 ParamProductionCell-PT-4-CTLCardinality-2024-10 1230721 m, 139261 m/sec, 5512110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 13/252 9/2000 ParamProductionCell-PT-4-CTLCardinality-2024-10 1889294 m, 131714 m/sec, 8860397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 18/252 12/2000 ParamProductionCell-PT-4-CTLCardinality-2024-10 2402585 m, 102658 m/sec, 12130422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2409739
[[35mlola[0m][I] fired transitions : 12605100
[[35mlola[0m][I] time used : 19
[[35mlola[0m][I] memory pages used : 12
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ParamProductionCell-PT-4-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 272 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 4/272 2/2000 ParamProductionCell-PT-4-CTLCardinality-2024-07 419755 m, 83951 m/sec, 2727076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 9/272 4/2000 ParamProductionCell-PT-4-CTLCardinality-2024-07 662787 m, 48606 m/sec, 6173232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 14/272 5/2000 ParamProductionCell-PT-4-CTLCardinality-2024-07 916851 m, 50812 m/sec, 9471659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 19/272 5/2000 ParamProductionCell-PT-4-CTLCardinality-2024-07 1067019 m, 30033 m/sec, 12905212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 24/272 7/2000 ParamProductionCell-PT-4-CTLCardinality-2024-07 1305352 m, 47666 m/sec, 16599794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 29/272 8/2000 ParamProductionCell-PT-4-CTLCardinality-2024-07 1534244 m, 45778 m/sec, 20336650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 34/272 9/2000 ParamProductionCell-PT-4-CTLCardinality-2024-07 1772052 m, 47561 m/sec, 23843298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 39/272 10/2000 ParamProductionCell-PT-4-CTLCardinality-2024-07 1981006 m, 41790 m/sec, 27610906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2102959
[[35mlola[0m][I] fired transitions : 29794950
[[35mlola[0m][I] time used : 42
[[35mlola[0m][I] memory pages used : 10
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 ParamProductionCell-PT-4-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 293 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 2/293 2/2000 ParamProductionCell-PT-4-CTLCardinality-2024-06 234683 m, 46936 m/sec, 667374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 7/293 4/2000 ParamProductionCell-PT-4-CTLCardinality-2024-06 672854 m, 87634 m/sec, 2128939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 12/293 6/2000 ParamProductionCell-PT-4-CTLCardinality-2024-06 1080790 m, 81587 m/sec, 3610443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 17/293 7/2000 ParamProductionCell-PT-4-CTLCardinality-2024-06 1482611 m, 80364 m/sec, 5114273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 22/293 9/2000 ParamProductionCell-PT-4-CTLCardinality-2024-06 1874376 m, 78353 m/sec, 6671898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 CTL EXCL 27/293 11/2000 ParamProductionCell-PT-4-CTLCardinality-2024-06 2242964 m, 73717 m/sec, 8239572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2409739
[[35mlola[0m][I] fired transitions : 9827662
[[35mlola[0m][I] time used : 31
[[35mlola[0m][I] memory pages used : 12
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 ParamProductionCell-PT-4-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 319 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 1/319 2/2000 ParamProductionCell-PT-4-CTLCardinality-2024-05 283789 m, 56757 m/sec, 786016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 6/319 5/2000 ParamProductionCell-PT-4-CTLCardinality-2024-05 965200 m, 136282 m/sec, 4029603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 11/319 7/2000 ParamProductionCell-PT-4-CTLCardinality-2024-05 1487273 m, 104414 m/sec, 7093387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 16/319 10/2000 ParamProductionCell-PT-4-CTLCardinality-2024-05 1988536 m, 100252 m/sec, 10251658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-09: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 21/319 12/2000 ParamProductionCell-PT-4-CTLCardinality-2024-05 2404112 m, 83115 m/sec, 13347716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2409739
[[35mlola[0m][I] fired transitions : 13815662
[[35mlola[0m][I] time used : 22
[[35mlola[0m][I] memory pages used : 12
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 ParamProductionCell-PT-4-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 352 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ParamProductionCell-PT-4-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 396 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 730960
[[35mlola[0m][I] fired transitions : 2487954
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 4
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 27 ParamProductionCell-PT-4-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 452 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2257
[[35mlola[0m][I] fired transitions : 2497
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 37 ParamProductionCell-PT-4-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 527 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-09: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-11: EU 0 0 1 0 2 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EU EXCL 1/527 1/2000 ParamProductionCell-PT-4-CTLCardinality-2024-11 179515 m, 35903 m/sec, 689461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 205002
[[35mlola[0m][I] fired transitions : 805707
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 ParamProductionCell-PT-4-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 633 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 621575
[[35mlola[0m][I] fired transitions : 2542109
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 43 ParamProductionCell-PT-4-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 790 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-09: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-11: EU false state space /EU[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 2/790 2/2000 ParamProductionCell-PT-4-CTLCardinality-2023-13 417980 m, 83596 m/sec, 1498640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-09: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-11: EU false state space /EU[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 7/790 3/2000 ParamProductionCell-PT-4-CTLCardinality-2023-13 641221 m, 44648 m/sec, 5373067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 641345
[[35mlola[0m][I] fired transitions : 6220844
[[35mlola[0m][I] time used : 8
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 ParamProductionCell-PT-4-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 1051 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 76512
[[35mlola[0m][I] fired transitions : 197470
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 ParamProductionCell-PT-4-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 1577 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-09: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-11: EU false state space /EU[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 3/1577 4/2000 ParamProductionCell-PT-4-CTLCardinality-2023-14 843439 m, 168687 m/sec, 2949300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1089110
[[35mlola[0m][I] fired transitions : 3851544
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 ParamProductionCell-PT-4-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 3150 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-09: EG false state space / EG[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2024-10: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2024-11: EU false state space /EU[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2023-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-4-CTLCardinality-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-4-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-4-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 4/3150 4/2000 ParamProductionCell-PT-4-CTLCardinality-2024-08 808686 m, 161737 m/sec, 3127700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for ParamProductionCell-PT-4-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 983908
[[35mlola[0m][I] fired transitions : 4025197
[[35mlola[0m][I] time used : 5
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ParamProductionCell-PT-4"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ParamProductionCell-PT-4, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408000041"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ParamProductionCell-PT-4.tgz
mv ParamProductionCell-PT-4 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;