About the Execution of LoLA for ParamProductionCell-PT-3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 980.584 | 165721.00 | 234153.00 | 572.40 | TTTFFFTFTFFFTTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r269-smll-171654408000033.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is ParamProductionCell-PT-3, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r269-smll-171654408000033
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 508K
-rw-r--r-- 1 mcc users 6.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 40K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Apr 23 07:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 23 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.5K Apr 12 20:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 46K Apr 12 20:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Apr 12 20:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 54K Apr 12 20:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 23 07:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 23 07:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 2 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 174K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2024-00
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2024-01
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2024-02
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2024-03
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2024-04
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2024-05
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2024-06
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2024-07
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2024-08
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2024-09
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2024-10
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2024-11
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2023-12
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2023-13
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2023-14
FORMULA_NAME ParamProductionCell-PT-3-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717053912327
FORMULA ParamProductionCell-PT-3-CTLCardinality-2023-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2023-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2023-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ParamProductionCell-PT-3-CTLCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-00: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-09: AFAG false CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-3-CTLCardinality-2023-12: DISJ true CTL model checker[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-3-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mParamProductionCell-PT-3-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mParamProductionCell-PT-3-CTLCardinality-2023-15: CTL false CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 165 secs. Pages in use: 7
BK_STOP 1717054078048
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 68 (type CNST) for 67 ParamProductionCell-PT-3-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 68 (type CNST) for ParamProductionCell-PT-3-CTLCardinality-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 37 ParamProductionCell-PT-3-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for ParamProductionCell-PT-3-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 79 (type EXCL) for 6 ParamProductionCell-PT-3-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 123 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type FNDP) for 6 ParamProductionCell-PT-3-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 6 ParamProductionCell-PT-3-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 77 (type FNDP) for ParamProductionCell-PT-3-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 78 (type EQUN) for ParamProductionCell-PT-3-CTLCardinality-2024-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 6 ParamProductionCell-PT-3-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 128 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type CNST) for 57 ParamProductionCell-PT-3-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 58 (type CNST) for ParamProductionCell-PT-3-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 24 ParamProductionCell-PT-3-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 85 (type EQUN) for 24 ParamProductionCell-PT-3-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 86 (type FNDP) for 40 ParamProductionCell-PT-3-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for ParamProductionCell-PT-3-CTLCardinality-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 92 (type EQUN) for 40 ParamProductionCell-PT-3-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for ParamProductionCell-PT-3-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 391612
[[35mlola[0m][I] fired transitions : 1905018
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 73 ParamProductionCell-PT-3-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 216 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 74 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 214
[[35mlola[0m][I] fired transitions : 213
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 70 ParamProductionCell-PT-3-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 230 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 72
[[35mlola[0m][I] fired transitions : 78
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 60 ParamProductionCell-PT-3-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 247 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 436
[[35mlola[0m][I] fired transitions : 436
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 ParamProductionCell-PT-3-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 266 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 23524
[[35mlola[0m][I] fired transitions : 63769
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 40 ParamProductionCell-PT-3-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 288 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-04: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-08: DISJ 0 4 3 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-09: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2023-12: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 2/288 2/2000 ParamProductionCell-PT-3-CTLCardinality-2024-08 276771 m, 55354 m/sec, 1104753 t fired, .
[[35mlola[0m][.] 85 EF STEQ 5/1728 0/5 ParamProductionCell-PT-3-CTLCardinality-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 86 EF FNDP 5/1728 0/5 ParamProductionCell-PT-3-CTLCardinality-2024-08 2 attempts, .
[[35mlola[0m][.] 92 EF STEQ 5/3459 0/5 ParamProductionCell-PT-3-CTLCardinality-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-04: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-08: DISJ 0 4 3 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-09: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2023-12: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 CTL EXCL 7/288 5/2000 ParamProductionCell-PT-3-CTLCardinality-2024-08 978437 m, 140333 m/sec, 4508509 t fired, .
[[35mlola[0m][.] 85 EF STEQ 10/1726 0/5 ParamProductionCell-PT-3-CTLCardinality-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.] 86 EF FNDP 10/1726 0/5 ParamProductionCell-PT-3-CTLCardinality-2024-08 4 attempts, .
[[35mlola[0m][.] 92 EF STEQ 10/3457 0/5 ParamProductionCell-PT-3-CTLCardinality-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1465206
[[35mlola[0m][I] fired transitions : 7431137
[[35mlola[0m][I] time used : 11
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][W] CANCELED task # 86 (type FNDP) for ParamProductionCell-PT-3-CTLCardinality-2024-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 92 (type EQUN) for ParamProductionCell-PT-3-CTLCardinality-2024-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 ParamProductionCell-PT-3-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 383 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 86 (type FNDP) for ParamProductionCell-PT-3-CTLCardinality-2024-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 7
[[35mlola[0m][I] time used : 14
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-04: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-09: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2023-12: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 1/383 1/2000 ParamProductionCell-PT-3-CTLCardinality-2024-06 162626 m, 32525 m/sec, 510334 t fired, .
[[35mlola[0m][.] 85 EF STEQ 15/3462 0/5 ParamProductionCell-PT-3-CTLCardinality-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 464203
[[35mlola[0m][I] fired transitions : 1621862
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 ParamProductionCell-PT-3-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 430 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12437
[[35mlola[0m][I] fired transitions : 32823
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 ParamProductionCell-PT-3-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 492 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 436
[[35mlola[0m][I] fired transitions : 437
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 ParamProductionCell-PT-3-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 574 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 169
[[35mlola[0m][I] fired transitions : 266
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 ParamProductionCell-PT-3-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 689 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-04: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-09: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2023-12: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 4/689 3/2000 ParamProductionCell-PT-3-CTLCardinality-2024-00 567253 m, 113450 m/sec, 1870337 t fired, .
[[35mlola[0m][.] 85 EF STEQ 20/3462 0/5 ParamProductionCell-PT-3-CTLCardinality-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-02: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-05: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2024-08: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2024-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2023-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mParamProductionCell-PT-3-CTLCardinality-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mParamProductionCell-PT-3-CTLCardinality-2023-15: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-04: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2024-09: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] ParamProductionCell-PT-3-CTLCardinality-2023-12: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 9/689 6/2000 ParamProductionCell-PT-3-CTLCardinality-2024-00 1262958 m, 139141 m/sec, 4716841 t fired, .
[[35mlola[0m][.] 85 EF STEQ 25/3462 0/5 ParamProductionCell-PT-3-CTLCardinality-2024-04 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1465206
[[35mlola[0m][I] fired transitions : 5922650
[[35mlola[0m][I] time used : 11
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 80 (type EXCL) for 24 ParamProductionCell-PT-3-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 858 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 80 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 153438
[[35mlola[0m][I] fired transitions : 247207
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 85 (type EQUN) for ParamProductionCell-PT-3-CTLCardinality-2024-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 ParamProductionCell-PT-3-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 1145 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 879
[[35mlola[0m][I] fired transitions : 1834
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 60 ParamProductionCell-PT-3-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 1717 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 416
[[35mlola[0m][I] fired transitions : 857
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 24 ParamProductionCell-PT-3-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 3435 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for ParamProductionCell-PT-3-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8587
[[35mlola[0m][I] fired transitions : 18370
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ParamProductionCell-PT-3"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is ParamProductionCell-PT-3, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r269-smll-171654408000033"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ParamProductionCell-PT-3.tgz
mv ParamProductionCell-PT-3 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;