About the Execution of LoLA for PGCD-PT-D04N050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 300789.00 | 0.00 | 0.00 | ?????????F?T?T?? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654354100778.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PGCD-PT-D04N050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654354100778
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 528K
-rw-r--r-- 1 mcc users 9.2K Apr 11 15:35 CTLCardinality.txt
-rw-r--r-- 1 mcc users 103K Apr 11 15:35 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Apr 11 15:27 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Apr 11 15:27 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K May 6 10:02 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 6 10:02 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 6 10:02 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 6 10:02 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 15:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K Apr 11 15:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Apr 11 15:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 113K Apr 11 15:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 6 10:02 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 6 10:02 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 9.3K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-00
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-01
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-02
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-03
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-04
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-05
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-06
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-07
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-08
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-09
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-10
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-11
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-12
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-13
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-14
FORMULA_NAME PGCD-PT-D04N050-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717104313847
FORMULA PGCD-PT-D04N050-CTLFireability-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-PT-D04N050-CTLFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-PT-D04N050-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717104614636
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 51 PGCD-PT-D04N050-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 109 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for PGCD-PT-D04N050-CTLFireability-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 PGCD-PT-D04N050-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type FNDP) for 45 PGCD-PT-D04N050-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 45 PGCD-PT-D04N050-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 76 (type FNDP) for 31 PGCD-PT-D04N050-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type FNDP) for PGCD-PT-D04N050-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 72 (type FNDP) for PGCD-PT-D04N050-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 73 (type EQUN) for PGCD-PT-D04N050-CTLFireability-2024-11 (obsolete)
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for PGCD-PT-D04N050-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 5/257 11/2000 PGCD-PT-D04N050-CTLFireability-2024-12 2418135 m, 483627 m/sec, 7276896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 10/257 21/2000 PGCD-PT-D04N050-CTLFireability-2024-12 4711034 m, 458579 m/sec, 14132212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 15/257 31/2000 PGCD-PT-D04N050-CTLFireability-2024-12 6928994 m, 443592 m/sec, 20756693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 20/257 40/2000 PGCD-PT-D04N050-CTLFireability-2024-12 9176149 m, 449431 m/sec, 27473215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 25/257 49/2000 PGCD-PT-D04N050-CTLFireability-2024-12 11328970 m, 430564 m/sec, 33958568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 30/257 58/2000 PGCD-PT-D04N050-CTLFireability-2024-12 13448203 m, 423846 m/sec, 40384900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 35/257 66/2000 PGCD-PT-D04N050-CTLFireability-2024-12 15366093 m, 383578 m/sec, 46306960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 40/257 75/2000 PGCD-PT-D04N050-CTLFireability-2024-12 17332094 m, 393200 m/sec, 52265239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 45/257 83/2000 PGCD-PT-D04N050-CTLFireability-2024-12 19284758 m, 390532 m/sec, 57815382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for PGCD-PT-D04N050-CTLFireability-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 19284758
[[35mlola[0m][I] fired transitions : 57815382
[[35mlola[0m][I] time used : 46
[[35mlola[0m][I] memory pages used : 83
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 PGCD-PT-D04N050-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 273 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for PGCD-PT-D04N050-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 66 PGCD-PT-D04N050-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 296 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 4/296 8/2000 PGCD-PT-D04N050-CTLFireability-2024-14 1647305 m, 329461 m/sec, 6546615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 9/296 19/2000 PGCD-PT-D04N050-CTLFireability-2024-14 4286350 m, 527809 m/sec, 17152365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 14/296 30/2000 PGCD-PT-D04N050-CTLFireability-2024-14 6843228 m, 511375 m/sec, 27361865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 19/296 41/2000 PGCD-PT-D04N050-CTLFireability-2024-14 9365439 m, 504442 m/sec, 37442460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 24/296 51/2000 PGCD-PT-D04N050-CTLFireability-2024-14 11848457 m, 496603 m/sec, 47394086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 29/296 60/2000 PGCD-PT-D04N050-CTLFireability-2024-14 13959385 m, 422185 m/sec, 55928589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 CTL EXCL 34/296 69/2000 PGCD-PT-D04N050-CTLFireability-2024-14 15945477 m, 397218 m/sec, 64002319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for PGCD-PT-D04N050-CTLFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16342591
[[35mlola[0m][I] fired transitions : 65601284
[[35mlola[0m][I] time used : 37
[[35mlola[0m][I] memory pages used : 70
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 PGCD-PT-D04N050-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 319 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for PGCD-PT-D04N050-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 339834
[[35mlola[0m][I] fired transitions : 952684
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 PGCD-PT-D04N050-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 351 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 1/351 2/2000 PGCD-PT-D04N050-CTLFireability-2024-08 388522 m, 77704 m/sec, 1559176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 6/351 12/2000 PGCD-PT-D04N050-CTLFireability-2024-08 2660244 m, 454344 m/sec, 12525479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 11/351 22/2000 PGCD-PT-D04N050-CTLFireability-2024-08 4891686 m, 446288 m/sec, 22455709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 16/351 31/2000 PGCD-PT-D04N050-CTLFireability-2024-08 6946718 m, 411006 m/sec, 31816492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 21/351 39/2000 PGCD-PT-D04N050-CTLFireability-2024-08 9009904 m, 412637 m/sec, 41359306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 26/351 47/2000 PGCD-PT-D04N050-CTLFireability-2024-08 10881046 m, 374228 m/sec, 50104261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 31/351 56/2000 PGCD-PT-D04N050-CTLFireability-2024-08 12930307 m, 409852 m/sec, 59475253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 36/351 63/2000 PGCD-PT-D04N050-CTLFireability-2024-08 14696198 m, 353178 m/sec, 67694762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 41/351 71/2000 PGCD-PT-D04N050-CTLFireability-2024-08 16376824 m, 336125 m/sec, 75721349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 46/351 79/2000 PGCD-PT-D04N050-CTLFireability-2024-08 18469007 m, 418436 m/sec, 85831539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 51/351 88/2000 PGCD-PT-D04N050-CTLFireability-2024-08 20394361 m, 385070 m/sec, 95079723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 56/351 95/2000 PGCD-PT-D04N050-CTLFireability-2024-08 22242333 m, 369594 m/sec, 103997456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 61/351 103/2000 PGCD-PT-D04N050-CTLFireability-2024-08 24073731 m, 366279 m/sec, 112324786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 66/351 110/2000 PGCD-PT-D04N050-CTLFireability-2024-08 25850679 m, 355389 m/sec, 120480315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 71/351 118/2000 PGCD-PT-D04N050-CTLFireability-2024-08 27622323 m, 354328 m/sec, 128408275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 76/351 125/2000 PGCD-PT-D04N050-CTLFireability-2024-08 29308429 m, 337221 m/sec, 136179061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 81/351 132/2000 PGCD-PT-D04N050-CTLFireability-2024-08 30996509 m, 337616 m/sec, 144051537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 86/351 139/2000 PGCD-PT-D04N050-CTLFireability-2024-08 32731935 m, 347085 m/sec, 151742484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 91/351 146/2000 PGCD-PT-D04N050-CTLFireability-2024-08 34339075 m, 321428 m/sec, 159181985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 96/351 153/2000 PGCD-PT-D04N050-CTLFireability-2024-08 35954372 m, 323059 m/sec, 166524873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 101/351 160/2000 PGCD-PT-D04N050-CTLFireability-2024-08 37550647 m, 319255 m/sec, 173980521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 106/351 166/2000 PGCD-PT-D04N050-CTLFireability-2024-08 39184004 m, 326671 m/sec, 181426873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 111/351 173/2000 PGCD-PT-D04N050-CTLFireability-2024-08 40828076 m, 328814 m/sec, 188757856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 116/351 180/2000 PGCD-PT-D04N050-CTLFireability-2024-08 42375583 m, 309501 m/sec, 195919660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 121/351 186/2000 PGCD-PT-D04N050-CTLFireability-2024-08 43878817 m, 300646 m/sec, 202967584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 126/351 193/2000 PGCD-PT-D04N050-CTLFireability-2024-08 45599065 m, 344049 m/sec, 210602416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 131/351 202/2000 PGCD-PT-D04N050-CTLFireability-2024-08 47583383 m, 396863 m/sec, 219087258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 136/351 208/2000 PGCD-PT-D04N050-CTLFireability-2024-08 49200056 m, 323334 m/sec, 226378761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 141/351 215/2000 PGCD-PT-D04N050-CTLFireability-2024-08 50649447 m, 289878 m/sec, 233233415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 146/351 221/2000 PGCD-PT-D04N050-CTLFireability-2024-08 52260727 m, 322256 m/sec, 240460513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 151/351 228/2000 PGCD-PT-D04N050-CTLFireability-2024-08 53817419 m, 311338 m/sec, 247554971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 156/351 234/2000 PGCD-PT-D04N050-CTLFireability-2024-08 55311355 m, 298787 m/sec, 254461028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 161/351 240/2000 PGCD-PT-D04N050-CTLFireability-2024-08 56840383 m, 305805 m/sec, 261461231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 166/351 247/2000 PGCD-PT-D04N050-CTLFireability-2024-08 58409566 m, 313836 m/sec, 268647686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 171/351 253/2000 PGCD-PT-D04N050-CTLFireability-2024-08 59925253 m, 303137 m/sec, 275740495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 176/351 260/2000 PGCD-PT-D04N050-CTLFireability-2024-08 61481711 m, 311291 m/sec, 282854019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 181/351 266/2000 PGCD-PT-D04N050-CTLFireability-2024-08 62966254 m, 296908 m/sec, 289690992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 186/351 272/2000 PGCD-PT-D04N050-CTLFireability-2024-08 64460968 m, 298942 m/sec, 296571116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 191/351 279/2000 PGCD-PT-D04N050-CTLFireability-2024-08 66039623 m, 315731 m/sec, 303842426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 196/351 285/2000 PGCD-PT-D04N050-CTLFireability-2024-08 67515005 m, 295076 m/sec, 310957930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 201/351 292/2000 PGCD-PT-D04N050-CTLFireability-2024-08 69045205 m, 306040 m/sec, 317927463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 206/351 298/2000 PGCD-PT-D04N050-CTLFireability-2024-08 70508731 m, 292705 m/sec, 324811496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-13: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-PT-D04N050-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-PT-D04N050-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-04: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-PT-D04N050-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 211/351 304/2000 PGCD-PT-D04N050-CTLFireability-2024-08 72072211 m, 312696 m/sec, 331878981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PGCD-PT-D04N050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PGCD-PT-D04N050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654354100778"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PGCD-PT-D04N050.tgz
mv PGCD-PT-D04N050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;