About the Execution of LoLA for PGCD-COL-D04N050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16202.936 | 574222.00 | 582888.00 | 1683.90 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654354000724.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PGCD-COL-D04N050, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654354000724
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 368K
-rw-r--r-- 1 mcc users 6.0K Apr 11 15:27 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K Apr 11 15:27 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Apr 11 15:14 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Apr 11 15:14 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K May 6 10:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 6 10:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 6 10:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K May 6 10:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.9K Apr 11 15:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 92K Apr 11 15:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 4.8K Apr 11 15:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 36K Apr 11 15:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 6 10:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 6 10:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 11K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-00
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-01
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-02
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-03
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-04
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-05
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-06
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-07
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-08
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-09
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-10
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-11
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-12
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-13
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-14
FORMULA_NAME PGCD-COL-D04N050-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717103046810
BK_STOP 1717103621032
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/CNST) for 32 PGCD-COL-D04N050-LTLFireability-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/CNST) for PGCD-COL-D04N050-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 15, Transitions: 15
[[35mlola[0m][W] findlow criterion violated for transition 2
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][W] findlow criterion violated for 2 clusters
[[35mlola[0m][I] Time for checking findlow: 0
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/SRCH) for 39 PGCD-COL-D04N050-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 58 PGCD-COL-D04N050-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/SRCH) for PGCD-COL-D04N050-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/SRCH) for PGCD-COL-D04N050-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 35 (type CNST) for 32 PGCD-COL-D04N050-LTLFireability-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 PGCD-COL-D04N050-LTLFireability-00
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type CNST) for PGCD-COL-D04N050-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for PGCD-COL-D04N050-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 95
[[35mlola[0m][I] fired transitions : 100
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 PGCD-COL-D04N050-LTLFireability-15
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for PGCD-COL-D04N050-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 181
[[35mlola[0m][I] fired transitions : 241
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 PGCD-COL-D04N050-LTLFireability-12
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for PGCD-COL-D04N050-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 252
[[35mlola[0m][I] fired transitions : 252
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 PGCD-COL-D04N050-LTLFireability-11
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for PGCD-COL-D04N050-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 PGCD-COL-D04N050-LTLFireability-10
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for PGCD-COL-D04N050-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 356
[[35mlola[0m][I] fired transitions : 383
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 51 PGCD-COL-D04N050-LTLFireability-13
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for PGCD-COL-D04N050-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 51 PGCD-COL-D04N050-LTLFireability-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for PGCD-COL-D04N050-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 253
[[35mlola[0m][I] fired transitions : 253
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 PGCD-COL-D04N050-LTLFireability-09
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for PGCD-COL-D04N050-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 252
[[35mlola[0m][I] fired transitions : 252
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 25 PGCD-COL-D04N050-LTLFireability-07
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for PGCD-COL-D04N050-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 254
[[35mlola[0m][I] fired transitions : 254
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 PGCD-COL-D04N050-LTLFireability-05
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for PGCD-COL-D04N050-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 252
[[35mlola[0m][I] fired transitions : 252
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 PGCD-COL-D04N050-LTLFireability-02
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for PGCD-COL-D04N050-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 252
[[35mlola[0m][I] fired transitions : 252
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 PGCD-COL-D04N050-LTLFireability-01
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for PGCD-COL-D04N050-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 32 PGCD-COL-D04N050-LTLFireability-08
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for PGCD-COL-D04N050-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 54
[[35mlola[0m][I] fired transitions : 54
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 9 PGCD-COL-D04N050-LTLFireability-03
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 5/719 10/2000 PGCD-COL-D04N050-LTLFireability-03 1503251 m, 300650 m/sec, 5772954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 10/719 18/2000 PGCD-COL-D04N050-LTLFireability-03 2642219 m, 227793 m/sec, 10772557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 15/719 24/2000 PGCD-COL-D04N050-LTLFireability-03 3679565 m, 207469 m/sec, 15458448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 20/719 31/2000 PGCD-COL-D04N050-LTLFireability-03 4661837 m, 196454 m/sec, 19977453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 25/719 37/2000 PGCD-COL-D04N050-LTLFireability-03 5584837 m, 184600 m/sec, 24313674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 30/719 43/2000 PGCD-COL-D04N050-LTLFireability-03 6495508 m, 182134 m/sec, 28576526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 35/719 48/2000 PGCD-COL-D04N050-LTLFireability-03 7359564 m, 172811 m/sec, 32755758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 40/719 54/2000 PGCD-COL-D04N050-LTLFireability-03 8231984 m, 174484 m/sec, 36936421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 45/719 59/2000 PGCD-COL-D04N050-LTLFireability-03 9091110 m, 171825 m/sec, 41050500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 50/719 65/2000 PGCD-COL-D04N050-LTLFireability-03 9939502 m, 169678 m/sec, 45152141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 55/719 70/2000 PGCD-COL-D04N050-LTLFireability-03 10763488 m, 164797 m/sec, 49181124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 60/719 76/2000 PGCD-COL-D04N050-LTLFireability-03 11565247 m, 160351 m/sec, 53119025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 65/719 81/2000 PGCD-COL-D04N050-LTLFireability-03 12371414 m, 161233 m/sec, 57102713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 70/719 86/2000 PGCD-COL-D04N050-LTLFireability-03 13188983 m, 163513 m/sec, 61134009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 75/719 91/2000 PGCD-COL-D04N050-LTLFireability-03 13998696 m, 161942 m/sec, 65136262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 80/719 96/2000 PGCD-COL-D04N050-LTLFireability-03 14785509 m, 157362 m/sec, 69016484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 85/719 101/2000 PGCD-COL-D04N050-LTLFireability-03 15569680 m, 156834 m/sec, 72898893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 90/719 106/2000 PGCD-COL-D04N050-LTLFireability-03 16341819 m, 154427 m/sec, 76779182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 95/719 112/2000 PGCD-COL-D04N050-LTLFireability-03 17145136 m, 160663 m/sec, 80745528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 100/719 117/2000 PGCD-COL-D04N050-LTLFireability-03 17910986 m, 153170 m/sec, 84586918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 105/719 122/2000 PGCD-COL-D04N050-LTLFireability-03 18661914 m, 150185 m/sec, 88385848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 110/719 126/2000 PGCD-COL-D04N050-LTLFireability-03 19425247 m, 152666 m/sec, 92218370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 115/719 131/2000 PGCD-COL-D04N050-LTLFireability-03 20181903 m, 151331 m/sec, 96033867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 120/719 136/2000 PGCD-COL-D04N050-LTLFireability-03 20929335 m, 149486 m/sec, 99816376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 125/719 141/2000 PGCD-COL-D04N050-LTLFireability-03 21712835 m, 156700 m/sec, 103724494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 130/719 146/2000 PGCD-COL-D04N050-LTLFireability-03 22455653 m, 148563 m/sec, 107490250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 135/719 151/2000 PGCD-COL-D04N050-LTLFireability-03 23201776 m, 149224 m/sec, 111250117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 140/719 156/2000 PGCD-COL-D04N050-LTLFireability-03 23932166 m, 146078 m/sec, 114972899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 145/719 160/2000 PGCD-COL-D04N050-LTLFireability-03 24638890 m, 141344 m/sec, 118626190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 150/719 165/2000 PGCD-COL-D04N050-LTLFireability-03 25360244 m, 144270 m/sec, 122324637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 155/719 170/2000 PGCD-COL-D04N050-LTLFireability-03 26066754 m, 141302 m/sec, 125978884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 160/719 174/2000 PGCD-COL-D04N050-LTLFireability-03 26792452 m, 145139 m/sec, 129662416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 165/719 179/2000 PGCD-COL-D04N050-LTLFireability-03 27503288 m, 142167 m/sec, 133310912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 170/719 183/2000 PGCD-COL-D04N050-LTLFireability-03 28185189 m, 136380 m/sec, 136857981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 175/719 188/2000 PGCD-COL-D04N050-LTLFireability-03 28907586 m, 144479 m/sec, 140570240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 180/719 193/2000 PGCD-COL-D04N050-LTLFireability-03 29610442 m, 140571 m/sec, 144222326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 185/719 197/2000 PGCD-COL-D04N050-LTLFireability-03 30343861 m, 146683 m/sec, 147970905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 190/719 202/2000 PGCD-COL-D04N050-LTLFireability-03 31047584 m, 140744 m/sec, 151616183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 195/719 207/2000 PGCD-COL-D04N050-LTLFireability-03 31766377 m, 143758 m/sec, 155311743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 200/719 211/2000 PGCD-COL-D04N050-LTLFireability-03 32465654 m, 139855 m/sec, 158938384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 205/719 216/2000 PGCD-COL-D04N050-LTLFireability-03 33159569 m, 138783 m/sec, 162544889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 210/719 220/2000 PGCD-COL-D04N050-LTLFireability-03 33863870 m, 140860 m/sec, 166151717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 215/719 224/2000 PGCD-COL-D04N050-LTLFireability-03 34532255 m, 133677 m/sec, 169663397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 220/719 229/2000 PGCD-COL-D04N050-LTLFireability-03 35216421 m, 136833 m/sec, 173218867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 225/719 233/2000 PGCD-COL-D04N050-LTLFireability-03 35890438 m, 134803 m/sec, 176739980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 230/719 238/2000 PGCD-COL-D04N050-LTLFireability-03 36589999 m, 139912 m/sec, 180341040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 235/719 242/2000 PGCD-COL-D04N050-LTLFireability-03 37259739 m, 133948 m/sec, 183855985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 240/719 246/2000 PGCD-COL-D04N050-LTLFireability-03 37923145 m, 132681 m/sec, 187330613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 245/719 251/2000 PGCD-COL-D04N050-LTLFireability-03 38581838 m, 131738 m/sec, 190793362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 250/719 255/2000 PGCD-COL-D04N050-LTLFireability-03 39238120 m, 131256 m/sec, 194241464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 255/719 259/2000 PGCD-COL-D04N050-LTLFireability-03 39927527 m, 137881 m/sec, 197812469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 260/719 264/2000 PGCD-COL-D04N050-LTLFireability-03 40620492 m, 138593 m/sec, 201379992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 265/719 268/2000 PGCD-COL-D04N050-LTLFireability-03 41261160 m, 128133 m/sec, 204791636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 270/719 272/2000 PGCD-COL-D04N050-LTLFireability-03 41929333 m, 133634 m/sec, 208302491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 275/719 277/2000 PGCD-COL-D04N050-LTLFireability-03 42590850 m, 132303 m/sec, 211795640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 280/719 281/2000 PGCD-COL-D04N050-LTLFireability-03 43247247 m, 131279 m/sec, 215248043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 285/719 285/2000 PGCD-COL-D04N050-LTLFireability-03 43909620 m, 132474 m/sec, 218724212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 290/719 290/2000 PGCD-COL-D04N050-LTLFireability-03 44582860 m, 134648 m/sec, 222228136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 295/719 294/2000 PGCD-COL-D04N050-LTLFireability-03 45212277 m, 125883 m/sec, 225599460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 300/719 298/2000 PGCD-COL-D04N050-LTLFireability-03 45846000 m, 126744 m/sec, 228984361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 305/719 302/2000 PGCD-COL-D04N050-LTLFireability-03 46502285 m, 131257 m/sec, 232413530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 310/719 306/2000 PGCD-COL-D04N050-LTLFireability-03 47176247 m, 134792 m/sec, 235906870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 315/719 310/2000 PGCD-COL-D04N050-LTLFireability-03 47800179 m, 124786 m/sec, 239239313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 320/719 315/2000 PGCD-COL-D04N050-LTLFireability-03 48434561 m, 126876 m/sec, 242631511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 325/719 319/2000 PGCD-COL-D04N050-LTLFireability-03 49096546 m, 132397 m/sec, 246085083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 330/719 323/2000 PGCD-COL-D04N050-LTLFireability-03 49764642 m, 133619 m/sec, 249579635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 335/719 327/2000 PGCD-COL-D04N050-LTLFireability-03 50417522 m, 130576 m/sec, 253015005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 340/719 332/2000 PGCD-COL-D04N050-LTLFireability-03 51051872 m, 126870 m/sec, 256373606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 345/719 336/2000 PGCD-COL-D04N050-LTLFireability-03 51685491 m, 126723 m/sec, 259745761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 350/719 340/2000 PGCD-COL-D04N050-LTLFireability-03 52298792 m, 122660 m/sec, 263052181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 355/719 344/2000 PGCD-COL-D04N050-LTLFireability-03 52905773 m, 121396 m/sec, 266333659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 360/719 348/2000 PGCD-COL-D04N050-LTLFireability-03 53560215 m, 130888 m/sec, 269766314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 365/719 352/2000 PGCD-COL-D04N050-LTLFireability-03 54175646 m, 123086 m/sec, 273078935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 370/719 356/2000 PGCD-COL-D04N050-LTLFireability-03 54795621 m, 123995 m/sec, 276383828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 375/719 360/2000 PGCD-COL-D04N050-LTLFireability-03 55410473 m, 122970 m/sec, 279683425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 380/719 364/2000 PGCD-COL-D04N050-LTLFireability-03 56035539 m, 125013 m/sec, 283036842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 385/719 368/2000 PGCD-COL-D04N050-LTLFireability-03 56664265 m, 125745 m/sec, 286388544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 390/719 372/2000 PGCD-COL-D04N050-LTLFireability-03 57286305 m, 124408 m/sec, 289699405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 395/719 376/2000 PGCD-COL-D04N050-LTLFireability-03 57903247 m, 123388 m/sec, 292995188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 400/719 380/2000 PGCD-COL-D04N050-LTLFireability-03 58541510 m, 127652 m/sec, 296393695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 405/719 384/2000 PGCD-COL-D04N050-LTLFireability-03 59150164 m, 121730 m/sec, 299680402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 410/719 388/2000 PGCD-COL-D04N050-LTLFireability-03 59798391 m, 129645 m/sec, 303079547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 415/719 393/2000 PGCD-COL-D04N050-LTLFireability-03 60461666 m, 132655 m/sec, 306495972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 420/719 397/2000 PGCD-COL-D04N050-LTLFireability-03 61074147 m, 122496 m/sec, 309797428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 425/719 401/2000 PGCD-COL-D04N050-LTLFireability-03 61701135 m, 125397 m/sec, 313124251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 430/719 405/2000 PGCD-COL-D04N050-LTLFireability-03 62319406 m, 123654 m/sec, 316414509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 435/719 409/2000 PGCD-COL-D04N050-LTLFireability-03 62950300 m, 126178 m/sec, 319756765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 440/719 413/2000 PGCD-COL-D04N050-LTLFireability-03 63567675 m, 123475 m/sec, 323066939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 445/719 417/2000 PGCD-COL-D04N050-LTLFireability-03 64203120 m, 127089 m/sec, 326431568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 450/719 421/2000 PGCD-COL-D04N050-LTLFireability-03 64827630 m, 124902 m/sec, 329771170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 455/719 425/2000 PGCD-COL-D04N050-LTLFireability-03 65422815 m, 119037 m/sec, 333000320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 460/719 429/2000 PGCD-COL-D04N050-LTLFireability-03 66044672 m, 124371 m/sec, 336300418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 465/719 433/2000 PGCD-COL-D04N050-LTLFireability-03 66649166 m, 120898 m/sec, 339556163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 470/719 437/2000 PGCD-COL-D04N050-LTLFireability-03 67241266 m, 118420 m/sec, 342749538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 475/719 440/2000 PGCD-COL-D04N050-LTLFireability-03 67848635 m, 121473 m/sec, 346022745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 480/719 445/2000 PGCD-COL-D04N050-LTLFireability-03 68477849 m, 125842 m/sec, 349372754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 485/719 449/2000 PGCD-COL-D04N050-LTLFireability-03 69094022 m, 123234 m/sec, 352678557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 490/719 453/2000 PGCD-COL-D04N050-LTLFireability-03 69705328 m, 122261 m/sec, 355940198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 495/719 457/2000 PGCD-COL-D04N050-LTLFireability-03 70319255 m, 122785 m/sec, 359196675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 500/719 460/2000 PGCD-COL-D04N050-LTLFireability-03 70905818 m, 117312 m/sec, 362372054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 505/719 464/2000 PGCD-COL-D04N050-LTLFireability-03 71502430 m, 119322 m/sec, 365606571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 510/719 468/2000 PGCD-COL-D04N050-LTLFireability-03 72113809 m, 122275 m/sec, 368867738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 515/719 472/2000 PGCD-COL-D04N050-LTLFireability-03 72717617 m, 120761 m/sec, 372110994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 520/719 476/2000 PGCD-COL-D04N050-LTLFireability-03 73337818 m, 124040 m/sec, 375400908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 525/719 480/2000 PGCD-COL-D04N050-LTLFireability-03 73943675 m, 121171 m/sec, 378636281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 530/719 484/2000 PGCD-COL-D04N050-LTLFireability-03 74553268 m, 121918 m/sec, 381887723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 535/719 488/2000 PGCD-COL-D04N050-LTLFireability-03 75158881 m, 121122 m/sec, 385141757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 540/719 492/2000 PGCD-COL-D04N050-LTLFireability-03 75740518 m, 116327 m/sec, 388266658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 545/719 495/2000 PGCD-COL-D04N050-LTLFireability-03 76182412 m, 88378 m/sec, 390659039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 550/719 497/2000 PGCD-COL-D04N050-LTLFireability-03 76618131 m, 87143 m/sec, 393007557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 555/719 500/2000 PGCD-COL-D04N050-LTLFireability-03 77067601 m, 89894 m/sec, 395431462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 560/719 503/2000 PGCD-COL-D04N050-LTLFireability-03 77502149 m, 86909 m/sec, 397807518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 565/719 506/2000 PGCD-COL-D04N050-LTLFireability-03 77947402 m, 89050 m/sec, 400199843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N050-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N050-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 570/719 508/2000 PGCD-COL-D04N050-LTLFireability-03 78318679 m, 74255 m/sec, 402250462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 404 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PGCD-COL-D04N050"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PGCD-COL-D04N050, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654354000724"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PGCD-COL-D04N050.tgz
mv PGCD-COL-D04N050 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;