About the Execution of LoLA for PGCD-COL-D04N025
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16203.312 | 517054.00 | 519386.00 | 1578.40 | ?TTT??F????TT?FT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654354000714.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PGCD-COL-D04N025, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654354000714
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 432K
-rw-r--r-- 1 mcc users 7.6K Apr 11 15:26 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Apr 11 15:26 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.6K Apr 11 15:13 CTLFireability.txt
-rw-r--r-- 1 mcc users 27K Apr 11 15:13 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K May 6 10:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 6 10:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 6 10:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 6 10:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 11 15:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 141K Apr 11 15:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Apr 11 15:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 45K Apr 11 15:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 6 10:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 6 10:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 11K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-00
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-01
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-02
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-03
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-04
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-05
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-06
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-07
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-08
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-09
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-10
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-11
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-12
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-13
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-14
FORMULA_NAME PGCD-COL-D04N025-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717102501776
FORMULA PGCD-COL-D04N025-CTLFireability-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D04N025-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D04N025-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D04N025-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D04N025-CTLFireability-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D04N025-CTLFireability-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D04N025-CTLFireability-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D04N025-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717103018830
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Places: 15, Transitions: 15
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 53 (type SKEL/FNDP) for 9 PGCD-COL-D04N025-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type SKEL/EQUN) for 9 PGCD-COL-D04N025-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 55 (type SKEL/SRCH) for 9 PGCD-COL-D04N025-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/FNDP) for 33 PGCD-COL-D04N025-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type SKEL/SRCH) for PGCD-COL-D04N025-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 53 (type FNDP) for PGCD-COL-D04N025-CTLFireability-2024-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 54 (type EQUN) for PGCD-COL-D04N025-CTLFireability-2024-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/EQUN) for 33 PGCD-COL-D04N025-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/SRCH) for 33 PGCD-COL-D04N025-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type SKEL/FNDP) for PGCD-COL-D04N025-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/FNDP) for PGCD-COL-D04N025-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for PGCD-COL-D04N025-CTLFireability-2024-11 (obsolete)
[[35mlola[0m][W] CANCELED task # 59 (type SRCH) for PGCD-COL-D04N025-CTLFireability-2024-11 (obsolete)
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/SRCH) for PGCD-COL-D04N025-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] findlow criterion violated for transition 2
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 9 PGCD-COL-D04N025-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type FNDP) for 9 PGCD-COL-D04N025-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 9 PGCD-COL-D04N025-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for PGCD-COL-D04N025-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 60 (type FNDP) for PGCD-COL-D04N025-CTLFireability-2024-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 61 (type EQUN) for PGCD-COL-D04N025-CTLFireability-2024-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 PGCD-COL-D04N025-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for PGCD-COL-D04N025-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][W] findlow criterion violated for 2 clusters
[[35mlola[0m][I] Time for checking findlow: 0
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 PGCD-COL-D04N025-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 67 (type FNDP) for 3 PGCD-COL-D04N025-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type EQUN) for 3 PGCD-COL-D04N025-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/SRCH) for 36 PGCD-COL-D04N025-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for PGCD-COL-D04N025-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 3 PGCD-COL-D04N025-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/SRCH) for PGCD-COL-D04N025-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 21 PGCD-COL-D04N025-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type EXCL) for PGCD-COL-D04N025-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 126
[[35mlola[0m][I] fired transitions : 142
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 67 (type FNDP) for PGCD-COL-D04N025-CTLFireability-2024-01 (obsolete)
[[35mlola[0m][W] CANCELED task # 71 (type EQUN) for PGCD-COL-D04N025-CTLFireability-2024-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 45 PGCD-COL-D04N025-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 80 (type FNDP) for 33 PGCD-COL-D04N025-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 33 PGCD-COL-D04N025-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for PGCD-COL-D04N025-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 PGCD-COL-D04N025-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for PGCD-COL-D04N025-CTLFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 PGCD-COL-D04N025-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type FNDP) for PGCD-COL-D04N025-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for PGCD-COL-D04N025-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 PGCD-COL-D04N025-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-05-30 20:55:02] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/EQUN) for PGCD-COL-D04N025-CTLFireability-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 54 (type SKEL/EQUN) for PGCD-COL-D04N025-CTLFireability-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 67 (type FNDP) for PGCD-COL-D04N025-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 80 (type FNDP) for PGCD-COL-D04N025-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 81 (type EQUN) for PGCD-COL-D04N025-CTLFireability-2024-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 24 PGCD-COL-D04N025-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 21 PGCD-COL-D04N025-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for PGCD-COL-D04N025-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for PGCD-COL-D04N025-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 71 (type EQUN) for PGCD-COL-D04N025-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for PGCD-COL-D04N025-CTLFireability-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for PGCD-COL-D04N025-CTLFireability-2024-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for PGCD-COL-D04N025-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 5/449 5/2000 PGCD-COL-D04N025-CTLFireability-2024-13 1021910 m, 204382 m/sec, 3887282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 10/449 8/2000 PGCD-COL-D04N025-CTLFireability-2024-13 1858003 m, 167218 m/sec, 7494074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 15/449 12/2000 PGCD-COL-D04N025-CTLFireability-2024-13 2631357 m, 154670 m/sec, 10955910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 20/449 15/2000 PGCD-COL-D04N025-CTLFireability-2024-13 3374275 m, 148583 m/sec, 14345600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 25/449 18/2000 PGCD-COL-D04N025-CTLFireability-2024-13 4091255 m, 143396 m/sec, 17671818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 30/449 21/2000 PGCD-COL-D04N025-CTLFireability-2024-13 4796031 m, 140955 m/sec, 20930393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 35/449 23/2000 PGCD-COL-D04N025-CTLFireability-2024-13 5474379 m, 135669 m/sec, 24131855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 40/449 26/2000 PGCD-COL-D04N025-CTLFireability-2024-13 6139755 m, 133075 m/sec, 27315022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 45/449 29/2000 PGCD-COL-D04N025-CTLFireability-2024-13 6798568 m, 131762 m/sec, 30480612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 50/449 32/2000 PGCD-COL-D04N025-CTLFireability-2024-13 7464302 m, 133146 m/sec, 33661590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 55/449 35/2000 PGCD-COL-D04N025-CTLFireability-2024-13 8110124 m, 129164 m/sec, 36796942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 60/449 37/2000 PGCD-COL-D04N025-CTLFireability-2024-13 8744190 m, 126813 m/sec, 39876679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 65/449 40/2000 PGCD-COL-D04N025-CTLFireability-2024-13 9377849 m, 126731 m/sec, 42949333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 70/449 42/2000 PGCD-COL-D04N025-CTLFireability-2024-13 10002532 m, 124936 m/sec, 45991143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 75/449 45/2000 PGCD-COL-D04N025-CTLFireability-2024-13 10625627 m, 124619 m/sec, 49025724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 80/449 48/2000 PGCD-COL-D04N025-CTLFireability-2024-13 11231921 m, 121258 m/sec, 52020384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 85/449 50/2000 PGCD-COL-D04N025-CTLFireability-2024-13 11839528 m, 121521 m/sec, 55033475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 90/449 53/2000 PGCD-COL-D04N025-CTLFireability-2024-13 12437651 m, 119624 m/sec, 58036297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 95/449 55/2000 PGCD-COL-D04N025-CTLFireability-2024-13 13027140 m, 117897 m/sec, 60987815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 100/449 58/2000 PGCD-COL-D04N025-CTLFireability-2024-13 13625939 m, 119759 m/sec, 63955019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 105/449 60/2000 PGCD-COL-D04N025-CTLFireability-2024-13 14218519 m, 118516 m/sec, 66917120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 110/449 63/2000 PGCD-COL-D04N025-CTLFireability-2024-13 14829020 m, 122100 m/sec, 69933213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 115/449 65/2000 PGCD-COL-D04N025-CTLFireability-2024-13 15413242 m, 116844 m/sec, 72891722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 120/449 68/2000 PGCD-COL-D04N025-CTLFireability-2024-13 15994006 m, 116152 m/sec, 75830000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 125/449 70/2000 PGCD-COL-D04N025-CTLFireability-2024-13 16577933 m, 116785 m/sec, 78760987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 130/449 72/2000 PGCD-COL-D04N025-CTLFireability-2024-13 17148323 m, 114078 m/sec, 81651919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 135/449 75/2000 PGCD-COL-D04N025-CTLFireability-2024-13 17723086 m, 114952 m/sec, 84555652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 140/449 77/2000 PGCD-COL-D04N025-CTLFireability-2024-13 18290266 m, 113436 m/sec, 87448639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 145/449 80/2000 PGCD-COL-D04N025-CTLFireability-2024-13 18867636 m, 115474 m/sec, 90362684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 150/449 82/2000 PGCD-COL-D04N025-CTLFireability-2024-13 19446390 m, 115750 m/sec, 93284234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 155/449 85/2000 PGCD-COL-D04N025-CTLFireability-2024-13 20022272 m, 115176 m/sec, 96181836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 160/449 87/2000 PGCD-COL-D04N025-CTLFireability-2024-13 20583795 m, 112304 m/sec, 99050423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 165/449 89/2000 PGCD-COL-D04N025-CTLFireability-2024-13 21125310 m, 108303 m/sec, 101876241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 170/449 92/2000 PGCD-COL-D04N025-CTLFireability-2024-13 21691398 m, 113217 m/sec, 104757685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 175/449 94/2000 PGCD-COL-D04N025-CTLFireability-2024-13 22263010 m, 114322 m/sec, 107650897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 180/449 96/2000 PGCD-COL-D04N025-CTLFireability-2024-13 22822130 m, 111824 m/sec, 110520491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 185/449 99/2000 PGCD-COL-D04N025-CTLFireability-2024-13 23371574 m, 109888 m/sec, 113370525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 190/449 101/2000 PGCD-COL-D04N025-CTLFireability-2024-13 23951112 m, 115907 m/sec, 116324785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 195/449 103/2000 PGCD-COL-D04N025-CTLFireability-2024-13 24534514 m, 116680 m/sec, 119312585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 200/449 106/2000 PGCD-COL-D04N025-CTLFireability-2024-13 25125260 m, 118149 m/sec, 122292771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 205/449 108/2000 PGCD-COL-D04N025-CTLFireability-2024-13 25679667 m, 110881 m/sec, 125177865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 210/449 111/2000 PGCD-COL-D04N025-CTLFireability-2024-13 26231680 m, 110402 m/sec, 128050287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 215/449 113/2000 PGCD-COL-D04N025-CTLFireability-2024-13 26810834 m, 115830 m/sec, 130990404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 220/449 115/2000 PGCD-COL-D04N025-CTLFireability-2024-13 27377668 m, 113366 m/sec, 133886651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 225/449 118/2000 PGCD-COL-D04N025-CTLFireability-2024-13 27926299 m, 109726 m/sec, 136754203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 230/449 120/2000 PGCD-COL-D04N025-CTLFireability-2024-13 28490656 m, 112871 m/sec, 139660563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 235/449 122/2000 PGCD-COL-D04N025-CTLFireability-2024-13 29052571 m, 112383 m/sec, 142551611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 240/449 125/2000 PGCD-COL-D04N025-CTLFireability-2024-13 29604861 m, 110458 m/sec, 145420333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 245/449 127/2000 PGCD-COL-D04N025-CTLFireability-2024-13 30154643 m, 109956 m/sec, 148326159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 250/449 129/2000 PGCD-COL-D04N025-CTLFireability-2024-13 30692564 m, 107584 m/sec, 151158109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 255/449 132/2000 PGCD-COL-D04N025-CTLFireability-2024-13 31239761 m, 109439 m/sec, 154008210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 260/449 134/2000 PGCD-COL-D04N025-CTLFireability-2024-13 31778158 m, 107679 m/sec, 156838414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 265/449 136/2000 PGCD-COL-D04N025-CTLFireability-2024-13 32329991 m, 110366 m/sec, 159686429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 270/449 138/2000 PGCD-COL-D04N025-CTLFireability-2024-13 32872899 m, 108581 m/sec, 162514183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 275/449 141/2000 PGCD-COL-D04N025-CTLFireability-2024-13 33439777 m, 113375 m/sec, 165411179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 280/449 143/2000 PGCD-COL-D04N025-CTLFireability-2024-13 33989917 m, 110028 m/sec, 168279797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 285/449 145/2000 PGCD-COL-D04N025-CTLFireability-2024-13 34534449 m, 108906 m/sec, 171135565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 290/449 148/2000 PGCD-COL-D04N025-CTLFireability-2024-13 35093628 m, 111835 m/sec, 174022025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 295/449 150/2000 PGCD-COL-D04N025-CTLFireability-2024-13 35655511 m, 112376 m/sec, 176901041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 300/449 152/2000 PGCD-COL-D04N025-CTLFireability-2024-13 36185093 m, 105916 m/sec, 179702648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 305/449 155/2000 PGCD-COL-D04N025-CTLFireability-2024-13 36713462 m, 105673 m/sec, 182511415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 310/449 157/2000 PGCD-COL-D04N025-CTLFireability-2024-13 37254563 m, 108220 m/sec, 185352379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 315/449 159/2000 PGCD-COL-D04N025-CTLFireability-2024-13 37817852 m, 112657 m/sec, 188233199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 320/449 161/2000 PGCD-COL-D04N025-CTLFireability-2024-13 38359065 m, 108242 m/sec, 191051597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 325/449 164/2000 PGCD-COL-D04N025-CTLFireability-2024-13 38898058 m, 107798 m/sec, 193884850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 330/449 166/2000 PGCD-COL-D04N025-CTLFireability-2024-13 39429143 m, 106217 m/sec, 196695136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 335/449 168/2000 PGCD-COL-D04N025-CTLFireability-2024-13 39982729 m, 110717 m/sec, 199555182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 340/449 170/2000 PGCD-COL-D04N025-CTLFireability-2024-13 40511370 m, 105728 m/sec, 202361477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 345/449 173/2000 PGCD-COL-D04N025-CTLFireability-2024-13 41035363 m, 104798 m/sec, 205167051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 350/449 175/2000 PGCD-COL-D04N025-CTLFireability-2024-13 41565760 m, 106079 m/sec, 207967277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 355/449 177/2000 PGCD-COL-D04N025-CTLFireability-2024-13 42095734 m, 105994 m/sec, 210756086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 360/449 179/2000 PGCD-COL-D04N025-CTLFireability-2024-13 42631588 m, 107170 m/sec, 213557752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 365/449 182/2000 PGCD-COL-D04N025-CTLFireability-2024-13 43148445 m, 103371 m/sec, 216323432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 370/449 184/2000 PGCD-COL-D04N025-CTLFireability-2024-13 43704338 m, 111178 m/sec, 219189378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 375/449 186/2000 PGCD-COL-D04N025-CTLFireability-2024-13 44238541 m, 106840 m/sec, 222005695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 380/449 188/2000 PGCD-COL-D04N025-CTLFireability-2024-13 44757466 m, 103785 m/sec, 224770685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 385/449 191/2000 PGCD-COL-D04N025-CTLFireability-2024-13 45286188 m, 105744 m/sec, 227569921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 390/449 193/2000 PGCD-COL-D04N025-CTLFireability-2024-13 45824573 m, 107677 m/sec, 230381306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 395/449 195/2000 PGCD-COL-D04N025-CTLFireability-2024-13 46357277 m, 106540 m/sec, 233185052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 400/449 197/2000 PGCD-COL-D04N025-CTLFireability-2024-13 46868992 m, 102343 m/sec, 235930640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 405/449 199/2000 PGCD-COL-D04N025-CTLFireability-2024-13 47397279 m, 105657 m/sec, 238718992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 410/449 202/2000 PGCD-COL-D04N025-CTLFireability-2024-13 47938015 m, 108147 m/sec, 241536422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 415/449 204/2000 PGCD-COL-D04N025-CTLFireability-2024-13 48461132 m, 104623 m/sec, 244301694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 420/449 206/2000 PGCD-COL-D04N025-CTLFireability-2024-13 48991961 m, 106165 m/sec, 247076567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 425/449 208/2000 PGCD-COL-D04N025-CTLFireability-2024-13 49509155 m, 103438 m/sec, 249819081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 430/449 210/2000 PGCD-COL-D04N025-CTLFireability-2024-13 50018348 m, 101838 m/sec, 252544067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 435/449 213/2000 PGCD-COL-D04N025-CTLFireability-2024-13 50527398 m, 101810 m/sec, 255258643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 440/449 215/2000 PGCD-COL-D04N025-CTLFireability-2024-13 51038756 m, 102271 m/sec, 257958962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 445/449 217/2000 PGCD-COL-D04N025-CTLFireability-2024-13 51533333 m, 98915 m/sec, 260636013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 40 (type EXCL) for PGCD-COL-D04N025-CTLFireability-2024-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 PGCD-COL-D04N025-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 PGCD-COL-D04N025-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 3149 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for PGCD-COL-D04N025-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 126
[[35mlola[0m][I] fired transitions : 126
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 5/449 5/5 PGCD-COL-D04N025-CTLFireability-2024-13 1051667 m, -10096333 m/sec, 4011307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 40 (type EXCL) for PGCD-COL-D04N025-CTLFireability-2024-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PGCD-COL-D04N025-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 523 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for PGCD-COL-D04N025-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 127
[[35mlola[0m][I] fired transitions : 130
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 PGCD-COL-D04N025-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 627 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for PGCD-COL-D04N025-CTLFireability-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 891
[[35mlola[0m][I] fired transitions : 2676
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 76 (type EXCL) for 24 PGCD-COL-D04N025-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 784 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 76 (type EXCL) for PGCD-COL-D04N025-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 21 PGCD-COL-D04N025-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 1046 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFAGEF EXCL 5/1046 8/2000 PGCD-COL-D04N025-CTLFireability-2024-07 2030583 m, 406116 m/sec, 7166062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFAGEF EXCL 10/1046 14/2000 PGCD-COL-D04N025-CTLFireability-2024-07 3484728 m, 290829 m/sec, 13192816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFAGEF EXCL 15/1046 19/2000 PGCD-COL-D04N025-CTLFireability-2024-07 4770611 m, 257176 m/sec, 18794235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFAGEF EXCL 20/1046 23/2000 PGCD-COL-D04N025-CTLFireability-2024-07 5999952 m, 245868 m/sec, 24307985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFAGEF EXCL 25/1046 28/2000 PGCD-COL-D04N025-CTLFireability-2024-07 7172749 m, 234559 m/sec, 29624686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFAGEF EXCL 30/1046 32/2000 PGCD-COL-D04N025-CTLFireability-2024-07 8290816 m, 223613 m/sec, 34765535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFAGEF EXCL 35/1046 36/2000 PGCD-COL-D04N025-CTLFireability-2024-07 9371661 m, 216169 m/sec, 39823506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFAGEF EXCL 40/1046 40/2000 PGCD-COL-D04N025-CTLFireability-2024-07 10441192 m, 213906 m/sec, 44854733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFAGEF EXCL 45/1046 44/2000 PGCD-COL-D04N025-CTLFireability-2024-07 11492558 m, 210273 m/sec, 49858399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFAGEF EXCL 50/1046 48/2000 PGCD-COL-D04N025-CTLFireability-2024-07 12523409 m, 206170 m/sec, 54818851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-03: EF true state space[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-04: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D04N025-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D04N025-CTLFireability-2024-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-07: AGEFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-10: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D04N025-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFAGEF EXCL 55/1046 51/2000 PGCD-COL-D04N025-CTLFireability-2024-07 13359714 m, 167261 m/sec, 58829420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 398 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PGCD-COL-D04N025"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PGCD-COL-D04N025, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654354000714"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PGCD-COL-D04N025.tgz
mv PGCD-COL-D04N025 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;