MCC'2024- Execution of r247-tall-171654353900706

About the Execution of LoLA for PGCD-COL-D03N050

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16190.247	177037.00	179880.00	313.80	[undef]	Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353900706.qcow2',
Waiting for the VM to be ready (probing ssh)
.............................................................
=======================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PGCD-COL-D03N050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353900706
=============================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 436K
-rw-r--r-- 1 mcc users 6.1K Apr 11 15:29 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K Apr 11 15:29 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Apr 11 15:12 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K Apr 11 15:12 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K May 6 10:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 6 10:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 6 10:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 6 10:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 11 15:40 ReachabilityCardinal
-rw-r--r-- 1 mcc users 168K Apr 11 15:40 ReachabilityCardinal
-rw-r--r-- 1 mcc users 4.1K Apr 11 15:38 ReachabilityFireabil
-rw-r--r-- 1 mcc users 27K Apr 11 15:38 ReachabilityFireabil
-rw-r--r-- 1 mcc users 1.6K May 6 10:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 6 10:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 11K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-00
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-01
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-02
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-03
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-04
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-05
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-06
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-07
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-08
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-09
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-10
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-11
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-12
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-13
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-14
FORMULA_NAME PGCD-COL-D03N050-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1717102055829

BK_STOP 1717102232866

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at
[[35mlola[0m][W] [1m[33munknown unit in memory specification:
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mm
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmo
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format
[[35mlola[0m][I] reading [1m[34mformula[0m from
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 12, Transitions: 12
[[35mlola[0m][W] findlow criterion violated for
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][W] findlow criterion violated for
[[35mlola[0m][I] Time for checking findlow: 0
[[35mlola[0m][I] LAUNCH task # 52 (type SKEL/SRCH)
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type SKEL/SRCH)
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL)
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL)
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL)
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL)
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 5/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 10/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 15/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 20/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 25/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 30/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 35/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 40/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 45/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 50/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 55/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 60/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 65/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 70/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 75/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 80/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 85/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 90/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 95/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 100/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 105/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 110/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 115/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 120/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 125/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 130/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 135/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 140/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 145/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 150/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 155/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 160/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 165/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 170/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mPGCD-COL-D03N050-CTLFireability-2024-03:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-05:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-07:
[[35mlola[0m][.] [1m[32mPGCD-COL-D03N050-CTLFireability-2024-08:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-00:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-01:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-02:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-04:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-06:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-09:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-10:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-11:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-12:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-13:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-14:
[[35mlola[0m][.] PGCD-COL-D03N050-CTLFireability-2024-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 13 CTL EXCL 175/299
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed
fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ ============================== ======== ity.txt ity.xml ity.txt ity.xml template) text file) most ([1m[36m--timelimit[0m) using default[0m odel.pnml[0m ) del.pnml[0m ([1m[36m--xmlformula[0m) [4m[34mCTLFireability.xml[0m transition 2 2 clusters for 24 PGCD-COL-D03N050-CTLFireability-2024-08 for PGCD-COL-D03N050-CTLFireability-2024-08 places removed 9 PGCD-COL-D03N050-CTLFireability-2024-03 for PGCD-COL-D03N050-CTLFireability-2024-03 24 PGCD-COL-D03N050-CTLFireability-2024-08 for PGCD-COL-D03N050-CTLFireability-2024-08 15 PGCD-COL-D03N050-CTLFireability-2024-05 for PGCD-COL-D03N050-CTLFireability-2024-05 21 PGCD-COL-D03N050-CTLFireability-2024-07 for PGCD-COL-D03N050-CTLFireability-2024-07 12 PGCD-COL-D03N050-CTLFireability-2024-04 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 13/2000 PGCD-COL-D03N050-CTLFireability-2024-04 3066892 m, 613378 m/sec, 6226567 t fired, . in use: 13 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 25/2000 PGCD-COL-D03N050-CTLFireability-2024-04 5766411 m, 539903 m/sec, 11766458 t fired, . in use: 25 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 35/2000 PGCD-COL-D03N050-CTLFireability-2024-04 8327553 m, 512228 m/sec, 17114946 t fired, . in use: 35 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 46/2000 PGCD-COL-D03N050-CTLFireability-2024-04 10902418 m, 514973 m/sec, 22453540 t fired, . in use: 46 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 56/2000 PGCD-COL-D03N050-CTLFireability-2024-04 13318764 m, 483269 m/sec, 27377102 t fired, . in use: 56 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 66/2000 PGCD-COL-D03N050-CTLFireability-2024-04 15640284 m, 464304 m/sec, 32204592 t fired, . in use: 66 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 76/2000 PGCD-COL-D03N050-CTLFireability-2024-04 17950763 m, 462095 m/sec, 37055107 t fired, . in use: 76 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 85/2000 PGCD-COL-D03N050-CTLFireability-2024-04 20191811 m, 448209 m/sec, 41775778 t fired, . in use: 85 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 94/2000 PGCD-COL-D03N050-CTLFireability-2024-04 22399774 m, 441592 m/sec, 46496798 t fired, . in use: 94 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 104/2000 PGCD-COL-D03N050-CTLFireability-2024-04 24768651 m, 473775 m/sec, 51422855 t fired, . in use: 104 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 114/2000 PGCD-COL-D03N050-CTLFireability-2024-04 27082686 m, 462807 m/sec, 56273182 t fired, . in use: 114 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 123/2000 PGCD-COL-D03N050-CTLFireability-2024-04 29242376 m, 431938 m/sec, 60792168 t fired, . in use: 123 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 133/2000 PGCD-COL-D03N050-CTLFireability-2024-04 31530739 m, 457672 m/sec, 65691970 t fired, . in use: 133 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 143/2000 PGCD-COL-D03N050-CTLFireability-2024-04 33867916 m, 467435 m/sec, 70613052 t fired, . in use: 143 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 152/2000 PGCD-COL-D03N050-CTLFireability-2024-04 36046596 m, 435736 m/sec, 75171360 t fired, . in use: 152 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 161/2000 PGCD-COL-D03N050-CTLFireability-2024-04 38326727 m, 456026 m/sec, 79952164 t fired, . in use: 161 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 171/2000 PGCD-COL-D03N050-CTLFireability-2024-04 40530981 m, 440850 m/sec, 84593037 t fired, . in use: 171 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 180/2000 PGCD-COL-D03N050-CTLFireability-2024-04 42793682 m, 452540 m/sec, 89425449 t fired, . in use: 180 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 189/2000 PGCD-COL-D03N050-CTLFireability-2024-04 45013617 m, 443987 m/sec, 94183660 t fired, . in use: 189 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 199/2000 PGCD-COL-D03N050-CTLFireability-2024-04 47351055 m, 467487 m/sec, 99115127 t fired, . in use: 199 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 209/2000 PGCD-COL-D03N050-CTLFireability-2024-04 49749224 m, 479633 m/sec, 104186624 t fired, . in use: 209 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 219/2000 PGCD-COL-D03N050-CTLFireability-2024-04 51994837 m, 449122 m/sec, 108942677 t fired, . in use: 219 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 227/2000 PGCD-COL-D03N050-CTLFireability-2024-04 54072991 m, 415630 m/sec, 113363922 t fired, . in use: 227 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 236/2000 PGCD-COL-D03N050-CTLFireability-2024-04 56110266 m, 407455 m/sec, 117745378 t fired, . in use: 236 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 244/2000 PGCD-COL-D03N050-CTLFireability-2024-04 58109296 m, 399806 m/sec, 122009298 t fired, . in use: 244 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 252/2000 PGCD-COL-D03N050-CTLFireability-2024-04 60051627 m, 388466 m/sec, 126305062 t fired, . in use: 252 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 261/2000 PGCD-COL-D03N050-CTLFireability-2024-04 62153981 m, 420470 m/sec, 130788779 t fired, . in use: 261 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 270/2000 PGCD-COL-D03N050-CTLFireability-2024-04 64128656 m, 394935 m/sec, 134974634 t fired, . in use: 270 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 278/2000 PGCD-COL-D03N050-CTLFireability-2024-04 66052126 m, 384694 m/sec, 139364287 t fired, . in use: 278 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 286/2000 PGCD-COL-D03N050-CTLFireability-2024-04 68028021 m, 395179 m/sec, 143580880 t fired, . in use: 286 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 294/2000 PGCD-COL-D03N050-CTLFireability-2024-04 70006068 m, 395609 m/sec, 147785472 t fired, . in use: 294 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 303/2000 PGCD-COL-D03N050-CTLFireability-2024-04 72082907 m, 415367 m/sec, 152333019 t fired, . in use: 303 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 311/2000 PGCD-COL-D03N050-CTLFireability-2024-04 73945716 m, 372561 m/sec, 156430233 t fired, . in use: 311 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 320/2000 PGCD-COL-D03N050-CTLFireability-2024-04 76216509 m, 454158 m/sec, 161232819 t fired, . in use: 320 CATEGORY VALUE PRODUCED BY[0m CTL false CTL model checker[0m CTL true CTL model checker[0m CTL true CTL model checker[0m DISJ true CTL model checker[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 329/2000 PGCD-COL-D03N050-CTLFireability-2024-04 78275997 m, 411897 m/sec, 165573107 t fired, . in use: 329 $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PGCD-COL-D03N050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PGCD-COL-D03N050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353900706"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PGCD-COL-D03N050.tgz
mv PGCD-COL-D03N050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;