MCC'2024- Execution of r247-tall-171654353900700

About the Execution of LoLA for PGCD-COL-D02N100

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
0.000	274573.00	0.00	0.00	F?T????FF?FTFFT?	normal

Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353900700.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PGCD-COL-D02N100, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353900700
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 440K
-rw-r--r-- 1 mcc users 6.3K Apr 11 15:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K Apr 11 15:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Apr 11 15:11 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Apr 11 15:11 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K May 6 10:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K May 6 10:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 6 10:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 6 10:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 15:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 129K Apr 11 15:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Apr 11 15:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Apr 11 15:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 6 10:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 6 10:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 11K May 18 16:43 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-00
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-01
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-02
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-03
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-04
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-05
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-06
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-07
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-08
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-09
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-10
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-11
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-12
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-13
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-14
FORMULA_NAME PGCD-COL-D02N100-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717101760890

FORMULA PGCD-COL-D02N100-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D02N100-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D02N100-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D02N100-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D02N100-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D02N100-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D02N100-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D02N100-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-COL-D02N100-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717102035463

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/FNDP) for 64 PGCD-COL-D02N100-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type SKEL/EQUN) for 64 PGCD-COL-D02N100-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type SKEL/SRCH) for 64 PGCD-COL-D02N100-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/CNST) for 10 PGCD-COL-D02N100-LTLFireability-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 81 (type SKEL/SRCH) for PGCD-COL-D02N100-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/CNST) for PGCD-COL-D02N100-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 79 (type FNDP) for PGCD-COL-D02N100-LTLFireability-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 80 (type EQUN) for PGCD-COL-D02N100-LTLFireability-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 79 (type SKEL/FNDP) for PGCD-COL-D02N100-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] Places: 9, Transitions: 9
[[35mlola[0m][W] findlow criterion violated for transition 2
[[35mlola[0m][I] FINISHED task # 80 (type SKEL/EQUN) for PGCD-COL-D02N100-LTLFireability-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][W] findlow criterion violated for 2 clusters
[[35mlola[0m][I] Time for checking findlow: 0
[[35mlola[0m][I] LAUNCH task # 82 (type SKEL/SRCH) for 44 PGCD-COL-D02N100-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type SKEL/SRCH) for PGCD-COL-D02N100-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 11 (type CNST) for 10 PGCD-COL-D02N100-LTLFireability-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EXCL) for 13 PGCD-COL-D02N100-LTLFireability-03
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 87 (type EQUN) for 13 PGCD-COL-D02N100-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 11 (type CNST) for PGCD-COL-D02N100-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 84 (type EXCL) for PGCD-COL-D02N100-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 87 (type EQUN) for PGCD-COL-D02N100-LTLFireability-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 3 (type EXCL) for 0 PGCD-COL-D02N100-LTLFireability-00
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-05-30 20:42:41] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 90 (type EQUN) for 37 PGCD-COL-D02N100-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 89 (type FNDP) for 37 PGCD-COL-D02N100-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 3 (type EXCL) for PGCD-COL-D02N100-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 37 PGCD-COL-D02N100-LTLFireability-07
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 96 (type EQUN) for 30 PGCD-COL-D02N100-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for PGCD-COL-D02N100-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 89 (type FNDP) for PGCD-COL-D02N100-LTLFireability-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 90 (type EQUN) for PGCD-COL-D02N100-LTLFireability-07 (obsolete)
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 PGCD-COL-D02N100-LTLFireability-11
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 98 (type FNDP) for 64 PGCD-COL-D02N100-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 99 (type EQUN) for 64 PGCD-COL-D02N100-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for PGCD-COL-D02N100-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 198
[[35mlola[0m][I] fired transitions : 294
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 70 PGCD-COL-D02N100-LTLFireability-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for PGCD-COL-D02N100-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 67 PGCD-COL-D02N100-LTLFireability-13
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for PGCD-COL-D02N100-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 PGCD-COL-D02N100-LTLFireability-10
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for PGCD-COL-D02N100-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 30 PGCD-COL-D02N100-LTLFireability-06
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 99 (type EQUN) for PGCD-COL-D02N100-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 98 (type FNDP) for PGCD-COL-D02N100-LTLFireability-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 89 (type FNDP) for PGCD-COL-D02N100-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 98 (type FNDP) for PGCD-COL-D02N100-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 87 (type EQUN) for PGCD-COL-D02N100-LTLFireability-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 96 (type EQUN) for PGCD-COL-D02N100-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 90 (type EQUN) for PGCD-COL-D02N100-LTLFireability-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for PGCD-COL-D02N100-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1010303
[[35mlola[0m][I] fired transitions : 2510357
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 PGCD-COL-D02N100-LTLFireability-05
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 4/514 18/2000 PGCD-COL-D02N100-LTLFireability-05 2656995 m, 531399 m/sec, 6589787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 9/514 39/2000 PGCD-COL-D02N100-LTLFireability-05 5891614 m, 646923 m/sec, 14632446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 14/514 61/2000 PGCD-COL-D02N100-LTLFireability-05 9266157 m, 674908 m/sec, 23008299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 19/514 80/2000 PGCD-COL-D02N100-LTLFireability-05 12228876 m, 592543 m/sec, 30300500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 24/514 97/2000 PGCD-COL-D02N100-LTLFireability-05 14810580 m, 516340 m/sec, 36700386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 29/514 112/2000 PGCD-COL-D02N100-LTLFireability-05 17143230 m, 466530 m/sec, 42469840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 34/514 127/2000 PGCD-COL-D02N100-LTLFireability-05 19515052 m, 474364 m/sec, 48321559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 39/514 143/2000 PGCD-COL-D02N100-LTLFireability-05 21915703 m, 480130 m/sec, 54325317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 44/514 157/2000 PGCD-COL-D02N100-LTLFireability-05 24146945 m, 446248 m/sec, 59873946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 49/514 172/2000 PGCD-COL-D02N100-LTLFireability-05 26427416 m, 456094 m/sec, 65488430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 54/514 187/2000 PGCD-COL-D02N100-LTLFireability-05 28734740 m, 461464 m/sec, 71248823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 59/514 202/2000 PGCD-COL-D02N100-LTLFireability-05 31132168 m, 479485 m/sec, 77178889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 64/514 217/2000 PGCD-COL-D02N100-LTLFireability-05 33311423 m, 435851 m/sec, 82622368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 69/514 230/2000 PGCD-COL-D02N100-LTLFireability-05 35422818 m, 422279 m/sec, 87860329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 74/514 245/2000 PGCD-COL-D02N100-LTLFireability-05 37724781 m, 460392 m/sec, 93579743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 79/514 259/2000 PGCD-COL-D02N100-LTLFireability-05 39790401 m, 413124 m/sec, 98726446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 84/514 274/2000 PGCD-COL-D02N100-LTLFireability-05 42130379 m, 467995 m/sec, 104642421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 89/514 288/2000 PGCD-COL-D02N100-LTLFireability-05 44307222 m, 435368 m/sec, 110061153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 94/514 303/2000 PGCD-COL-D02N100-LTLFireability-05 46589818 m, 456519 m/sec, 115743553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 99/514 320/2000 PGCD-COL-D02N100-LTLFireability-05 49217649 m, 525566 m/sec, 122368997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 104/514 333/2000 PGCD-COL-D02N100-LTLFireability-05 51250473 m, 406564 m/sec, 127432624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 109/514 346/2000 PGCD-COL-D02N100-LTLFireability-05 53280345 m, 405974 m/sec, 132499409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 114/514 359/2000 PGCD-COL-D02N100-LTLFireability-05 55281268 m, 400184 m/sec, 137452487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 119/514 373/2000 PGCD-COL-D02N100-LTLFireability-05 57391812 m, 422108 m/sec, 142689106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 124/514 386/2000 PGCD-COL-D02N100-LTLFireability-05 59442675 m, 410172 m/sec, 147775953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 129/514 399/2000 PGCD-COL-D02N100-LTLFireability-05 61464754 m, 404415 m/sec, 152798102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 134/514 412/2000 PGCD-COL-D02N100-LTLFireability-05 63509407 m, 408930 m/sec, 157869277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 139/514 426/2000 PGCD-COL-D02N100-LTLFireability-05 65544518 m, 407022 m/sec, 162880853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 144/514 439/2000 PGCD-COL-D02N100-LTLFireability-05 67605761 m, 412248 m/sec, 167996714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 149/514 452/2000 PGCD-COL-D02N100-LTLFireability-05 69547840 m, 388415 m/sec, 172885288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 154/514 465/2000 PGCD-COL-D02N100-LTLFireability-05 71550310 m, 400494 m/sec, 177871438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 159/514 477/2000 PGCD-COL-D02N100-LTLFireability-05 73405260 m, 370990 m/sec, 182477781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 164/514 489/2000 PGCD-COL-D02N100-LTLFireability-05 75292584 m, 377464 m/sec, 187223911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 169/514 501/2000 PGCD-COL-D02N100-LTLFireability-05 77182853 m, 378053 m/sec, 191923560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 174/514 515/2000 PGCD-COL-D02N100-LTLFireability-05 79333248 m, 430079 m/sec, 197311994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 210/514 525/2000 PGCD-COL-D02N100-LTLFireability-05 80807354 m, 294821 m/sec, 200968135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-08: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-12: AG false state equation[0m
[[35mlola[0m][.] [1m[31mPGCD-COL-D02N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-03: CONJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 253/514 525/2000 PGCD-COL-D02N100-LTLFireability-05 80807560 m, 41 m/sec, 200968667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 402 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PGCD-COL-D02N100"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PGCD-COL-D02N100, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353900700"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PGCD-COL-D02N100.tgz
mv PGCD-COL-D02N100 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;