About the Execution of LoLA for PGCD-COL-D02N100
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16170.359 | 199854.00 | 200732.00 | 678.30 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353900698.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is PGCD-COL-D02N100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353900698
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 440K
-rw-r--r-- 1 mcc users 6.3K Apr 11 15:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K Apr 11 15:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Apr 11 15:11 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Apr 11 15:11 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.3K May 6 10:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K May 6 10:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 6 10:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 6 10:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 15:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 129K Apr 11 15:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Apr 11 15:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Apr 11 15:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 6 10:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 6 10:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:43 equiv_pt
-rw-r--r-- 1 mcc users 8 May 18 16:43 instance
-rw-r--r-- 1 mcc users 5 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 11K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-00
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-01
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-02
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-03
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-04
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-05
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-06
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-07
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-08
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-09
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-10
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-11
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-12
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-13
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-14
FORMULA_NAME PGCD-COL-D02N100-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717101618879
BK_STOP 1717101818733
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 53 (type SKEL/FNDP) for 24 PGCD-COL-D02N100-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type SKEL/EQUN) for 24 PGCD-COL-D02N100-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 55 (type SKEL/SRCH) for 24 PGCD-COL-D02N100-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type SKEL/FNDP) for PGCD-COL-D02N100-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 54 (type EQUN) for PGCD-COL-D02N100-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 55 (type SRCH) for PGCD-COL-D02N100-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 55 (type SKEL/SRCH) for PGCD-COL-D02N100-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Places: 9, Transitions: 9
[[35mlola[0m][W] findlow criterion violated for transition 2
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][W] findlow criterion violated for 2 clusters
[[35mlola[0m][I] Time for checking findlow: 0
[[35mlola[0m][I] FINISHED task # 54 (type SKEL/EQUN) for PGCD-COL-D02N100-CTLFireability-2024-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 PGCD-COL-D02N100-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 24 PGCD-COL-D02N100-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 24 PGCD-COL-D02N100-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 0 PGCD-COL-D02N100-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for PGCD-COL-D02N100-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for PGCD-COL-D02N100-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 3 PGCD-COL-D02N100-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for PGCD-COL-D02N100-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for PGCD-COL-D02N100-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for PGCD-COL-D02N100-CTLFireability-2024-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 5/224 13/2000 PGCD-COL-D02N100-CTLFireability-2024-05 2864117 m, 572823 m/sec, 9970851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 10/224 24/2000 PGCD-COL-D02N100-CTLFireability-2024-05 5654637 m, 558104 m/sec, 19695280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 15/224 36/2000 PGCD-COL-D02N100-CTLFireability-2024-05 8402531 m, 549578 m/sec, 29277345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for PGCD-COL-D02N100-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10049974
[[35mlola[0m][I] fired transitions : 34978023
[[35mlola[0m][I] time used : 19
[[35mlola[0m][I] memory pages used : 43
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 PGCD-COL-D02N100-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 238 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 CTL EXCL 1/238 5/2000 PGCD-COL-D02N100-CTLFireability-2024-15 1010005 m, 202001 m/sec, 2510059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for PGCD-COL-D02N100-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1010005
[[35mlola[0m][I] fired transitions : 2510065
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 5
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 PGCD-COL-D02N100-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for PGCD-COL-D02N100-CTLFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 PGCD-COL-D02N100-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 5/275 10/2000 PGCD-COL-D02N100-CTLFireability-2024-13 2348957 m, 469791 m/sec, 5832803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 10/275 20/2000 PGCD-COL-D02N100-CTLFireability-2024-13 4705604 m, 471329 m/sec, 11695305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 15/275 29/2000 PGCD-COL-D02N100-CTLFireability-2024-13 6811768 m, 421232 m/sec, 16930944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 20/275 38/2000 PGCD-COL-D02N100-CTLFireability-2024-13 8915087 m, 420663 m/sec, 22168691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 25/275 47/2000 PGCD-COL-D02N100-CTLFireability-2024-13 10991027 m, 415188 m/sec, 27339230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 30/275 55/2000 PGCD-COL-D02N100-CTLFireability-2024-13 13046368 m, 411068 m/sec, 32459426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 35/275 64/2000 PGCD-COL-D02N100-CTLFireability-2024-13 15085602 m, 407846 m/sec, 37539882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 40/275 72/2000 PGCD-COL-D02N100-CTLFireability-2024-13 17152367 m, 413353 m/sec, 42688752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 45/275 81/2000 PGCD-COL-D02N100-CTLFireability-2024-13 19136762 m, 396879 m/sec, 47632230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 50/275 89/2000 PGCD-COL-D02N100-CTLFireability-2024-13 21116362 m, 395920 m/sec, 52577518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 55/275 98/2000 PGCD-COL-D02N100-CTLFireability-2024-13 23126632 m, 402054 m/sec, 57586136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 60/275 106/2000 PGCD-COL-D02N100-CTLFireability-2024-13 25166896 m, 408052 m/sec, 62676248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 65/275 115/2000 PGCD-COL-D02N100-CTLFireability-2024-13 27182478 m, 403116 m/sec, 67701918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 70/275 123/2000 PGCD-COL-D02N100-CTLFireability-2024-13 29226561 m, 408816 m/sec, 72790903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 75/275 132/2000 PGCD-COL-D02N100-CTLFireability-2024-13 31308566 m, 416401 m/sec, 77979186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 80/275 141/2000 PGCD-COL-D02N100-CTLFireability-2024-13 33476496 m, 433586 m/sec, 83374493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 85/275 150/2000 PGCD-COL-D02N100-CTLFireability-2024-13 35625147 m, 429730 m/sec, 88729844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 90/275 159/2000 PGCD-COL-D02N100-CTLFireability-2024-13 37765709 m, 428112 m/sec, 94060812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 95/275 168/2000 PGCD-COL-D02N100-CTLFireability-2024-13 39932633 m, 433384 m/sec, 99461534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 100/275 177/2000 PGCD-COL-D02N100-CTLFireability-2024-13 42086825 m, 430838 m/sec, 104826702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 105/275 186/2000 PGCD-COL-D02N100-CTLFireability-2024-13 44228863 m, 428407 m/sec, 110158048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 110/275 195/2000 PGCD-COL-D02N100-CTLFireability-2024-13 46312627 m, 416752 m/sec, 115351578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 115/275 204/2000 PGCD-COL-D02N100-CTLFireability-2024-13 48440331 m, 425540 m/sec, 120644244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 120/275 212/2000 PGCD-COL-D02N100-CTLFireability-2024-13 50454207 m, 402775 m/sec, 125671137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 125/275 221/2000 PGCD-COL-D02N100-CTLFireability-2024-13 52580888 m, 425336 m/sec, 130959386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 130/275 230/2000 PGCD-COL-D02N100-CTLFireability-2024-13 54659182 m, 415658 m/sec, 136146934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 135/275 238/2000 PGCD-COL-D02N100-CTLFireability-2024-13 56658423 m, 399848 m/sec, 141130981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 140/275 247/2000 PGCD-COL-D02N100-CTLFireability-2024-13 58752606 m, 418836 m/sec, 146342250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 145/275 256/2000 PGCD-COL-D02N100-CTLFireability-2024-13 60863277 m, 422134 m/sec, 151597135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 150/275 265/2000 PGCD-COL-D02N100-CTLFireability-2024-13 63014075 m, 430159 m/sec, 156951738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 155/275 274/2000 PGCD-COL-D02N100-CTLFireability-2024-13 65155504 m, 428285 m/sec, 162282956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 160/275 283/2000 PGCD-COL-D02N100-CTLFireability-2024-13 67283500 m, 425599 m/sec, 167580636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 165/275 292/2000 PGCD-COL-D02N100-CTLFireability-2024-13 69403122 m, 423924 m/sec, 172855472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mPGCD-COL-D02N100-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-00: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-08: CONJ 0 1 0 0 6 0 0 1
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] PGCD-COL-D02N100-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 CTL EXCL 170/275 301/2000 PGCD-COL-D02N100-CTLFireability-2024-13 71516408 m, 422657 m/sec, 178114290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PGCD-COL-D02N100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is PGCD-COL-D02N100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353900698"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PGCD-COL-D02N100.tgz
mv PGCD-COL-D02N100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;