About the Execution of LoLA for NoC3x3-PT-8B
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12160.500 | 3600000.00 | 856757.00 | 8815.80 | ???????F???????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353900676.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NoC3x3-PT-8B, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353900676
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.4M
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K May 19 07:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 19 16:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.9K Apr 12 07:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 79K Apr 12 07:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.2K Apr 12 07:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Apr 12 07:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 23 07:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 3.0M May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-00
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-01
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-02
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-03
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-04
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-05
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-06
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-07
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-08
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-09
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-10
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-11
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-12
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-13
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-14
FORMULA_NAME NoC3x3-PT-8B-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717100566851
FORMULA NoC3x3-PT-8B-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-07: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 9 NoC3x3-PT-8B-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for NoC3x3-PT-8B-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 9 NoC3x3-PT-8B-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 3 NoC3x3-PT-8B-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for NoC3x3-PT-8B-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-07: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 LTL SRCH 0/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 475 m, 95 m/sec, 484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-30 20:23:18] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 NoC3x3-PT-8B-LTLFireability-01
[[35mlola[0m][I] time limit : 127 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 9 NoC3x3-PT-8B-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/SRCH) for 30 NoC3x3-PT-8B-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for NoC3x3-PT-8B-LTLFireability-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 71 (type FNDP) for 33 NoC3x3-PT-8B-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type FNDP) for NoC3x3-PT-8B-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 51 NoC3x3-PT-8B-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for NoC3x3-PT-8B-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 3/162 1/2000 NoC3x3-PT-8B-LTLFireability-01 30673 m, 6134 m/sec, 75318 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 5/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 28954 m, 5695 m/sec, 34011 t fired, .
[[35mlola[0m][.] 67 LTL SRCH 2/3567 1/5 NoC3x3-PT-8B-LTLFireability-06 25329 m, 5065 m/sec, 31567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 8/223 1/2000 NoC3x3-PT-8B-LTLFireability-01 99310 m, 13727 m/sec, 284565 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 10/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 65328 m, 7274 m/sec, 82853 t fired, .
[[35mlola[0m][.] 67 LTL SRCH 7/3567 2/5 NoC3x3-PT-8B-LTLFireability-06 100008 m, 14935 m/sec, 125387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 13/223 2/2000 NoC3x3-PT-8B-LTLFireability-01 170041 m, 14146 m/sec, 510414 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 15/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 105561 m, 8046 m/sec, 136889 t fired, .
[[35mlola[0m][.] 67 LTL SRCH 12/3567 4/5 NoC3x3-PT-8B-LTLFireability-06 178387 m, 15675 m/sec, 228750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 18/223 3/2000 NoC3x3-PT-8B-LTLFireability-01 235241 m, 13040 m/sec, 742792 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 20/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 145669 m, 8021 m/sec, 190616 t fired, .
[[35mlola[0m][.] 67 LTL SRCH 17/3567 5/5 NoC3x3-PT-8B-LTLFireability-06 261907 m, 16704 m/sec, 334314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 67 (type SRCH) for NoC3x3-PT-8B-LTLFireability-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 23/223 3/2000 NoC3x3-PT-8B-LTLFireability-01 306008 m, 14153 m/sec, 1037876 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 25/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 191376 m, 9141 m/sec, 251334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 28/223 4/2000 NoC3x3-PT-8B-LTLFireability-01 345678 m, 7934 m/sec, 1225577 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 30/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 242060 m, 10136 m/sec, 319047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 33/223 4/2000 NoC3x3-PT-8B-LTLFireability-01 383251 m, 7514 m/sec, 1405038 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 35/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 284483 m, 8484 m/sec, 375318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 38/223 5/2000 NoC3x3-PT-8B-LTLFireability-01 430852 m, 9520 m/sec, 1613446 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 40/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 323071 m, 7717 m/sec, 427286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 43/223 6/2000 NoC3x3-PT-8B-LTLFireability-01 593407 m, 32511 m/sec, 2223101 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 45/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 424437 m, 20273 m/sec, 563523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 48/223 8/2000 NoC3x3-PT-8B-LTLFireability-01 810279 m, 43374 m/sec, 3009855 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 50/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 564935 m, 28099 m/sec, 752310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 53/223 10/2000 NoC3x3-PT-8B-LTLFireability-01 1005480 m, 39040 m/sec, 3848970 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 55/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 704981 m, 28009 m/sec, 942044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 58/223 12/2000 NoC3x3-PT-8B-LTLFireability-01 1264145 m, 51733 m/sec, 4806921 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 60/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 845201 m, 28044 m/sec, 1130862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 63/223 14/2000 NoC3x3-PT-8B-LTLFireability-01 1518390 m, 50849 m/sec, 5719356 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 65/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 985723 m, 28104 m/sec, 1319175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 68/223 16/2000 NoC3x3-PT-8B-LTLFireability-01 1737977 m, 43917 m/sec, 6487038 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 70/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 1122432 m, 27341 m/sec, 1502033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 73/223 17/2000 NoC3x3-PT-8B-LTLFireability-01 1948020 m, 42008 m/sec, 7241675 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 75/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 1256458 m, 26805 m/sec, 1686253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 78/223 19/2000 NoC3x3-PT-8B-LTLFireability-01 2167064 m, 43808 m/sec, 8022808 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 80/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 1391267 m, 26961 m/sec, 1876991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 83/223 21/2000 NoC3x3-PT-8B-LTLFireability-01 2438365 m, 54260 m/sec, 8949714 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 85/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 1520375 m, 25821 m/sec, 2055485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 88/223 23/2000 NoC3x3-PT-8B-LTLFireability-01 2702319 m, 52790 m/sec, 9962330 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 90/3570 1/5 NoC3x3-PT-8B-LTLFireability-01 1653546 m, 26634 m/sec, 2247302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 2 0 0 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 93/223 25/2000 NoC3x3-PT-8B-LTLFireability-01 2936906 m, 46917 m/sec, 10966262 t fired, .
[[35mlola[0m][.] 61 LTL SRCH 95/3570 3/5 NoC3x3-PT-8B-LTLFireability-01 1782156 m, 25722 m/sec, 2426552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 61 (type SRCH) for NoC3x3-PT-8B-LTLFireability-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 98/223 26/2000 NoC3x3-PT-8B-LTLFireability-01 3152701 m, 43159 m/sec, 11943360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 103/223 28/2000 NoC3x3-PT-8B-LTLFireability-01 3335105 m, 36480 m/sec, 13046521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 108/223 29/2000 NoC3x3-PT-8B-LTLFireability-01 3525729 m, 38124 m/sec, 13979161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 113/223 30/2000 NoC3x3-PT-8B-LTLFireability-01 3737832 m, 42420 m/sec, 14781951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 118/223 32/2000 NoC3x3-PT-8B-LTLFireability-01 3938746 m, 40182 m/sec, 15651944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 123/223 33/2000 NoC3x3-PT-8B-LTLFireability-01 4152013 m, 42653 m/sec, 16592271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 128/223 35/2000 NoC3x3-PT-8B-LTLFireability-01 4324776 m, 34552 m/sec, 17630704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 133/223 36/2000 NoC3x3-PT-8B-LTLFireability-01 4518118 m, 38668 m/sec, 18454106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 138/223 38/2000 NoC3x3-PT-8B-LTLFireability-01 4742223 m, 44821 m/sec, 19349224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 143/223 39/2000 NoC3x3-PT-8B-LTLFireability-01 4941884 m, 39932 m/sec, 20250612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 148/223 40/2000 NoC3x3-PT-8B-LTLFireability-01 5117776 m, 35178 m/sec, 21060120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 153/223 41/2000 NoC3x3-PT-8B-LTLFireability-01 5282686 m, 32982 m/sec, 22030803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 158/223 42/2000 NoC3x3-PT-8B-LTLFireability-01 5461723 m, 35807 m/sec, 22919677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 163/223 44/2000 NoC3x3-PT-8B-LTLFireability-01 5632528 m, 34161 m/sec, 23625441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 168/223 45/2000 NoC3x3-PT-8B-LTLFireability-01 5822730 m, 38040 m/sec, 24474643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 173/223 46/2000 NoC3x3-PT-8B-LTLFireability-01 6003412 m, 36136 m/sec, 25256832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 178/223 47/2000 NoC3x3-PT-8B-LTLFireability-01 6163497 m, 32017 m/sec, 26161939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 183/223 49/2000 NoC3x3-PT-8B-LTLFireability-01 6410121 m, 49324 m/sec, 27225359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 188/223 51/2000 NoC3x3-PT-8B-LTLFireability-01 6683362 m, 54648 m/sec, 28210724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 193/223 53/2000 NoC3x3-PT-8B-LTLFireability-01 6926287 m, 48585 m/sec, 29223301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 198/223 54/2000 NoC3x3-PT-8B-LTLFireability-01 7125327 m, 39808 m/sec, 30304623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 203/223 56/2000 NoC3x3-PT-8B-LTLFireability-01 7332108 m, 41356 m/sec, 31249490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 208/223 57/2000 NoC3x3-PT-8B-LTLFireability-01 7555999 m, 44778 m/sec, 32093071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 213/223 58/2000 NoC3x3-PT-8B-LTLFireability-01 7756911 m, 40182 m/sec, 32980210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 218/223 60/2000 NoC3x3-PT-8B-LTLFireability-01 7934591 m, 35536 m/sec, 33863842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 223/223 61/2000 NoC3x3-PT-8B-LTLFireability-01 8116840 m, 36449 m/sec, 34829101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for NoC3x3-PT-8B-LTLFireability-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 1 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 NoC3x3-PT-8B-LTLFireability-15
[[35mlola[0m][I] time limit : 222 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 NoC3x3-PT-8B-LTLFireability-01
[[35mlola[0m][I] time limit : 3340 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for NoC3x3-PT-8B-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/222 3/5 NoC3x3-PT-8B-LTLFireability-01 262214 m, -1570925 m/sec, 865082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/222 5/5 NoC3x3-PT-8B-LTLFireability-01 472814 m, 42120 m/sec, 1789249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for NoC3x3-PT-8B-LTLFireability-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 1 0 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 NoC3x3-PT-8B-LTLFireability-14
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for NoC3x3-PT-8B-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 NoC3x3-PT-8B-LTLFireability-12
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for NoC3x3-PT-8B-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 NoC3x3-PT-8B-LTLFireability-11
[[35mlola[0m][I] time limit : 277 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for NoC3x3-PT-8B-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 NoC3x3-PT-8B-LTLFireability-10
[[35mlola[0m][I] time limit : 302 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for NoC3x3-PT-8B-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 NoC3x3-PT-8B-LTLFireability-09
[[35mlola[0m][I] time limit : 332 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for NoC3x3-PT-8B-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 NoC3x3-PT-8B-LTLFireability-06
[[35mlola[0m][I] time limit : 369 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 5/369 4/2000 NoC3x3-PT-8B-LTLFireability-06 137867 m, 27573 m/sec, 178728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 10/369 6/2000 NoC3x3-PT-8B-LTLFireability-06 286023 m, 29631 m/sec, 354030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 15/369 9/2000 NoC3x3-PT-8B-LTLFireability-06 443068 m, 31409 m/sec, 526515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 20/369 11/2000 NoC3x3-PT-8B-LTLFireability-06 595942 m, 30574 m/sec, 695694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 25/369 14/2000 NoC3x3-PT-8B-LTLFireability-06 745057 m, 29823 m/sec, 867876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 30/369 16/2000 NoC3x3-PT-8B-LTLFireability-06 891189 m, 29226 m/sec, 1039483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 35/369 19/2000 NoC3x3-PT-8B-LTLFireability-06 1044611 m, 30684 m/sec, 1210566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 40/369 21/2000 NoC3x3-PT-8B-LTLFireability-06 1194183 m, 29914 m/sec, 1383241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 45/369 24/2000 NoC3x3-PT-8B-LTLFireability-06 1332809 m, 27725 m/sec, 1559881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 50/369 26/2000 NoC3x3-PT-8B-LTLFireability-06 1480221 m, 29482 m/sec, 1732652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 55/369 28/2000 NoC3x3-PT-8B-LTLFireability-06 1626764 m, 29308 m/sec, 1904506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 60/369 31/2000 NoC3x3-PT-8B-LTLFireability-06 1776203 m, 29887 m/sec, 2076133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 65/369 33/2000 NoC3x3-PT-8B-LTLFireability-06 1928639 m, 30487 m/sec, 2247431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 70/369 36/2000 NoC3x3-PT-8B-LTLFireability-06 2076698 m, 29611 m/sec, 2417591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 75/369 38/2000 NoC3x3-PT-8B-LTLFireability-06 2228930 m, 30446 m/sec, 2588016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 80/369 41/2000 NoC3x3-PT-8B-LTLFireability-06 2371828 m, 28579 m/sec, 2760050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 85/369 43/2000 NoC3x3-PT-8B-LTLFireability-06 2521703 m, 29975 m/sec, 2928696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 90/369 45/2000 NoC3x3-PT-8B-LTLFireability-06 2668654 m, 29390 m/sec, 3099375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 95/369 48/2000 NoC3x3-PT-8B-LTLFireability-06 2800689 m, 26407 m/sec, 3274499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 100/369 50/2000 NoC3x3-PT-8B-LTLFireability-06 2946020 m, 29066 m/sec, 3445700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 105/369 52/2000 NoC3x3-PT-8B-LTLFireability-06 3090439 m, 28883 m/sec, 3616673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 110/369 55/2000 NoC3x3-PT-8B-LTLFireability-06 3232551 m, 28422 m/sec, 3788823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 115/369 57/2000 NoC3x3-PT-8B-LTLFireability-06 3376484 m, 28786 m/sec, 3959763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 120/369 59/2000 NoC3x3-PT-8B-LTLFireability-06 3522570 m, 29217 m/sec, 4130862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 125/369 62/2000 NoC3x3-PT-8B-LTLFireability-06 3668770 m, 29240 m/sec, 4301075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 130/369 64/2000 NoC3x3-PT-8B-LTLFireability-06 3813033 m, 28852 m/sec, 4471003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 135/369 67/2000 NoC3x3-PT-8B-LTLFireability-06 3966387 m, 30670 m/sec, 4642994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 140/369 69/2000 NoC3x3-PT-8B-LTLFireability-06 4118443 m, 30411 m/sec, 4813880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 145/369 72/2000 NoC3x3-PT-8B-LTLFireability-06 4264208 m, 29153 m/sec, 4986590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 150/369 74/2000 NoC3x3-PT-8B-LTLFireability-06 4415967 m, 30351 m/sec, 5156735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 155/369 77/2000 NoC3x3-PT-8B-LTLFireability-06 4569911 m, 30788 m/sec, 5326309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 160/369 79/2000 NoC3x3-PT-8B-LTLFireability-06 4717107 m, 29439 m/sec, 5495072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 165/369 81/2000 NoC3x3-PT-8B-LTLFireability-06 4844549 m, 25488 m/sec, 5668598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 170/369 84/2000 NoC3x3-PT-8B-LTLFireability-06 4990916 m, 29273 m/sec, 5834854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 175/369 86/2000 NoC3x3-PT-8B-LTLFireability-06 5135856 m, 28988 m/sec, 6002423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 180/369 89/2000 NoC3x3-PT-8B-LTLFireability-06 5284098 m, 29648 m/sec, 6169403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 185/369 91/2000 NoC3x3-PT-8B-LTLFireability-06 5430530 m, 29286 m/sec, 6336741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 190/369 94/2000 NoC3x3-PT-8B-LTLFireability-06 5574864 m, 28866 m/sec, 6503928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 195/369 96/2000 NoC3x3-PT-8B-LTLFireability-06 5723879 m, 29803 m/sec, 6669237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 200/369 98/2000 NoC3x3-PT-8B-LTLFireability-06 5865217 m, 28267 m/sec, 6837130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 205/369 101/2000 NoC3x3-PT-8B-LTLFireability-06 6006127 m, 28182 m/sec, 7005187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 210/369 103/2000 NoC3x3-PT-8B-LTLFireability-06 6148677 m, 28510 m/sec, 7172189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 215/369 105/2000 NoC3x3-PT-8B-LTLFireability-06 6293486 m, 28961 m/sec, 7339315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 220/369 108/2000 NoC3x3-PT-8B-LTLFireability-06 6441039 m, 29510 m/sec, 7507154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 225/369 110/2000 NoC3x3-PT-8B-LTLFireability-06 6592325 m, 30257 m/sec, 7672512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 230/369 113/2000 NoC3x3-PT-8B-LTLFireability-06 6737982 m, 29131 m/sec, 7840158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 235/369 115/2000 NoC3x3-PT-8B-LTLFireability-06 6882532 m, 28910 m/sec, 8006957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 240/369 118/2000 NoC3x3-PT-8B-LTLFireability-06 7027463 m, 28986 m/sec, 8174593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 245/369 120/2000 NoC3x3-PT-8B-LTLFireability-06 7168990 m, 28305 m/sec, 8343636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 250/369 122/2000 NoC3x3-PT-8B-LTLFireability-06 7313910 m, 28984 m/sec, 8511271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 255/369 125/2000 NoC3x3-PT-8B-LTLFireability-06 7461812 m, 29580 m/sec, 8678235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 260/369 127/2000 NoC3x3-PT-8B-LTLFireability-06 7604349 m, 28507 m/sec, 8845763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 265/369 129/2000 NoC3x3-PT-8B-LTLFireability-06 7750618 m, 29253 m/sec, 9011399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 270/369 132/2000 NoC3x3-PT-8B-LTLFireability-06 7896737 m, 29223 m/sec, 9176863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 275/369 134/2000 NoC3x3-PT-8B-LTLFireability-06 8040657 m, 28784 m/sec, 9343711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 280/369 137/2000 NoC3x3-PT-8B-LTLFireability-06 8183092 m, 28487 m/sec, 9510593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 285/369 139/2000 NoC3x3-PT-8B-LTLFireability-06 8327797 m, 28941 m/sec, 9675492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 290/369 141/2000 NoC3x3-PT-8B-LTLFireability-06 8473540 m, 29148 m/sec, 9840173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 295/369 143/2000 NoC3x3-PT-8B-LTLFireability-06 8619940 m, 29280 m/sec, 10003136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 300/369 145/2000 NoC3x3-PT-8B-LTLFireability-06 8762313 m, 28474 m/sec, 10167961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 305/369 147/2000 NoC3x3-PT-8B-LTLFireability-06 8906707 m, 28878 m/sec, 10331124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 310/369 149/2000 NoC3x3-PT-8B-LTLFireability-06 9047985 m, 28255 m/sec, 10496945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 315/369 151/2000 NoC3x3-PT-8B-LTLFireability-06 9194292 m, 29261 m/sec, 10662153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 320/369 153/2000 NoC3x3-PT-8B-LTLFireability-06 9339440 m, 29029 m/sec, 10826064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 325/369 155/2000 NoC3x3-PT-8B-LTLFireability-06 9482182 m, 28548 m/sec, 10992369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 330/369 157/2000 NoC3x3-PT-8B-LTLFireability-06 9626050 m, 28773 m/sec, 11156341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 335/369 159/2000 NoC3x3-PT-8B-LTLFireability-06 9765442 m, 27878 m/sec, 11324128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 340/369 161/2000 NoC3x3-PT-8B-LTLFireability-06 9908744 m, 28660 m/sec, 11492264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 345/369 164/2000 NoC3x3-PT-8B-LTLFireability-06 10057948 m, 29840 m/sec, 11659151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 350/369 166/2000 NoC3x3-PT-8B-LTLFireability-06 10200392 m, 28488 m/sec, 11827954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 355/369 168/2000 NoC3x3-PT-8B-LTLFireability-06 10344631 m, 28847 m/sec, 11995979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 360/369 170/2000 NoC3x3-PT-8B-LTLFireability-06 10492424 m, 29558 m/sec, 12164214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 365/369 173/2000 NoC3x3-PT-8B-LTLFireability-06 10640953 m, 29705 m/sec, 12333338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 31 (type EXCL) for NoC3x3-PT-8B-LTLFireability-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 1 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 23 NoC3x3-PT-8B-LTLFireability-05
[[35mlola[0m][I] time limit : 369 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 NoC3x3-PT-8B-LTLFireability-06
[[35mlola[0m][I] time limit : 2955 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for NoC3x3-PT-8B-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 1 0 0 0 1 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 5/422 4/5 NoC3x3-PT-8B-LTLFireability-06 138152 m, -2100560 m/sec, 179170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 31 (type EXCL) for NoC3x3-PT-8B-LTLFireability-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-03: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-13: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 NoC3x3-PT-8B-LTLFireability-04
[[35mlola[0m][I] time limit : 490 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for NoC3x3-PT-8B-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 NoC3x3-PT-8B-LTLFireability-02
[[35mlola[0m][I] time limit : 589 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for NoC3x3-PT-8B-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 95
[[35mlola[0m][I] fired transitions : 96
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 51 NoC3x3-PT-8B-LTLFireability-13
[[35mlola[0m][I] time limit : 736 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for NoC3x3-PT-8B-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 9 NoC3x3-PT-8B-LTLFireability-03
[[35mlola[0m][I] time limit : 981 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for NoC3x3-PT-8B-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 NoC3x3-PT-8B-LTLFireability-00
[[35mlola[0m][I] time limit : 1472 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for NoC3x3-PT-8B-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 NoC3x3-PT-8B-LTLFireability-08
[[35mlola[0m][I] time limit : 2945 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for NoC3x3-PT-8B-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1995 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2000 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2005 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2010 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2015 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2020 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2025 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2030 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2035 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2040 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2045 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2050 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2055 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2060 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2065 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2070 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2075 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2080 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2085 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2090 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2095 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2100 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2105 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2110 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2115 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2120 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2125 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2130 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2135 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2140 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2145 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2150 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2155 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2160 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2165 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2170 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2175 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2180 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-13: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-01: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.] NoC3x3-PT-8B-LTLFireability-06: LTL 0 0 0 0 0 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2185 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-03: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-07: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-8B-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8B-LTLFireability-11: LTL false LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-8B"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NoC3x3-PT-8B, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353900676"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-8B.tgz
mv NoC3x3-PT-8B execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;