About the Execution of LoLA for NoC3x3-PT-8A
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16199.960 | 222883.00 | 227046.00 | 605.50 | ?FFFFF?FF??F?FFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353900668.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NoC3x3-PT-8A, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353900668
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 6.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 23 07:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 23 07:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 23 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.7K Apr 12 07:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 78K Apr 12 07:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.5K Apr 12 07:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Apr 12 07:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Apr 23 07:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 745K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-00
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-01
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-02
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-03
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-04
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-05
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-06
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-07
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-08
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-09
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-10
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-11
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-12
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-13
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-14
FORMULA_NAME NoC3x3-PT-8A-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717100029868
FORMULA NoC3x3-PT-8A-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-8A-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-8A-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-8A-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-8A-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-8A-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-8A-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-8A-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-8A-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-8A-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-8A-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717100252751
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 23 NoC3x3-PT-8A-LTLFireability-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for NoC3x3-PT-8A-LTLFireability-05
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-30 20:13:50] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 87 (type EXCL) for 71 NoC3x3-PT-8A-LTLFireability-13
[[35mlola[0m][I] time limit : 124 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 85 (type FNDP) for 71 NoC3x3-PT-8A-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 86 (type EQUN) for 71 NoC3x3-PT-8A-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 87 (type EXCL) for NoC3x3-PT-8A-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 85 (type FNDP) for NoC3x3-PT-8A-LTLFireability-13 (obsolete)
[[35mlola[0m][W] CANCELED task # 86 (type EQUN) for NoC3x3-PT-8A-LTLFireability-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 16 NoC3x3-PT-8A-LTLFireability-04
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for NoC3x3-PT-8A-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 85 (type FNDP) for NoC3x3-PT-8A-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 NoC3x3-PT-8A-LTLFireability-08
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for NoC3x3-PT-8A-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 9 NoC3x3-PT-8A-LTLFireability-03
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for NoC3x3-PT-8A-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 NoC3x3-PT-8A-LTLFireability-02
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for NoC3x3-PT-8A-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 NoC3x3-PT-8A-LTLFireability-01
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for NoC3x3-PT-8A-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 86 (type EQUN) for NoC3x3-PT-8A-LTLFireability-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 57 NoC3x3-PT-8A-LTLFireability-11
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for NoC3x3-PT-8A-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 82 (type EXCL) for 81 NoC3x3-PT-8A-LTLFireability-15
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 89 (type FNDP) for 37 NoC3x3-PT-8A-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 91 (type EQUN) for 37 NoC3x3-PT-8A-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type EXCL) for NoC3x3-PT-8A-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 79 (type EXCL) for 74 NoC3x3-PT-8A-LTLFireability-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 89 (type FNDP) for NoC3x3-PT-8A-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 79 (type EXCL) for NoC3x3-PT-8A-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 91 (type EQUN) for NoC3x3-PT-8A-LTLFireability-07 (obsolete)
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 50 NoC3x3-PT-8A-LTLFireability-10
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 91 (type EQUN) for NoC3x3-PT-8A-LTLFireability-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 5/514 9/2000 NoC3x3-PT-8A-LTLFireability-10 1261234 m, 252246 m/sec, 3261154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 10/514 18/2000 NoC3x3-PT-8A-LTLFireability-10 2627629 m, 273279 m/sec, 6800134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 15/514 27/2000 NoC3x3-PT-8A-LTLFireability-10 3988988 m, 272271 m/sec, 10338467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 20/514 36/2000 NoC3x3-PT-8A-LTLFireability-10 5365653 m, 275333 m/sec, 13908076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 25/514 45/2000 NoC3x3-PT-8A-LTLFireability-10 6729972 m, 272863 m/sec, 17442101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 30/514 54/2000 NoC3x3-PT-8A-LTLFireability-10 8093866 m, 272778 m/sec, 20974434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 35/514 63/2000 NoC3x3-PT-8A-LTLFireability-10 9473382 m, 275903 m/sec, 24553665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 40/514 72/2000 NoC3x3-PT-8A-LTLFireability-10 10844949 m, 274313 m/sec, 28113841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 45/514 80/2000 NoC3x3-PT-8A-LTLFireability-10 12189219 m, 268854 m/sec, 31604246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 50/514 89/2000 NoC3x3-PT-8A-LTLFireability-10 13509945 m, 264145 m/sec, 35039124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 55/514 98/2000 NoC3x3-PT-8A-LTLFireability-10 14876431 m, 273297 m/sec, 38590093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 60/514 107/2000 NoC3x3-PT-8A-LTLFireability-10 16251387 m, 274991 m/sec, 42152973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 65/514 116/2000 NoC3x3-PT-8A-LTLFireability-10 17581338 m, 265990 m/sec, 45601560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 70/514 124/2000 NoC3x3-PT-8A-LTLFireability-10 18927190 m, 269170 m/sec, 49100528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 75/514 133/2000 NoC3x3-PT-8A-LTLFireability-10 20282081 m, 270978 m/sec, 52619280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 80/514 142/2000 NoC3x3-PT-8A-LTLFireability-10 21681517 m, 279887 m/sec, 56243060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 85/514 151/2000 NoC3x3-PT-8A-LTLFireability-10 23021653 m, 268027 m/sec, 59724315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 90/514 160/2000 NoC3x3-PT-8A-LTLFireability-10 24376977 m, 271064 m/sec, 63243094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 95/514 169/2000 NoC3x3-PT-8A-LTLFireability-10 25739913 m, 272587 m/sec, 66773386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 100/514 178/2000 NoC3x3-PT-8A-LTLFireability-10 27041394 m, 260296 m/sec, 70154806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 105/514 186/2000 NoC3x3-PT-8A-LTLFireability-10 28376135 m, 266948 m/sec, 73612595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 110/514 195/2000 NoC3x3-PT-8A-LTLFireability-10 29696619 m, 264096 m/sec, 77040971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 115/514 203/2000 NoC3x3-PT-8A-LTLFireability-10 31007579 m, 262192 m/sec, 80445470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 120/514 212/2000 NoC3x3-PT-8A-LTLFireability-10 32255590 m, 249602 m/sec, 83693359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 125/514 220/2000 NoC3x3-PT-8A-LTLFireability-10 33552973 m, 259476 m/sec, 87065422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 130/514 228/2000 NoC3x3-PT-8A-LTLFireability-10 34795282 m, 248461 m/sec, 90290816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 135/514 237/2000 NoC3x3-PT-8A-LTLFireability-10 36146747 m, 270293 m/sec, 93796797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 140/514 246/2000 NoC3x3-PT-8A-LTLFireability-10 37502099 m, 271070 m/sec, 97315021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 145/514 255/2000 NoC3x3-PT-8A-LTLFireability-10 38868437 m, 273267 m/sec, 100860024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 150/514 264/2000 NoC3x3-PT-8A-LTLFireability-10 40257943 m, 277901 m/sec, 104460477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 155/514 273/2000 NoC3x3-PT-8A-LTLFireability-10 41621141 m, 272639 m/sec, 108002057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 160/514 282/2000 NoC3x3-PT-8A-LTLFireability-10 42971640 m, 270099 m/sec, 111514791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 165/514 291/2000 NoC3x3-PT-8A-LTLFireability-10 44325668 m, 270805 m/sec, 115028629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 170/514 300/2000 NoC3x3-PT-8A-LTLFireability-10 45685022 m, 271870 m/sec, 118547116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 175/514 308/2000 NoC3x3-PT-8A-LTLFireability-10 47035506 m, 270096 m/sec, 122044650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 180/514 317/2000 NoC3x3-PT-8A-LTLFireability-10 48363127 m, 265524 m/sec, 125488218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 185/514 326/2000 NoC3x3-PT-8A-LTLFireability-10 49716049 m, 270584 m/sec, 129002034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 190/514 335/2000 NoC3x3-PT-8A-LTLFireability-10 51120679 m, 280926 m/sec, 132642026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 195/514 344/2000 NoC3x3-PT-8A-LTLFireability-10 52503711 m, 276606 m/sec, 136223594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 200/514 353/2000 NoC3x3-PT-8A-LTLFireability-10 53854119 m, 270081 m/sec, 139718327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 205/514 362/2000 NoC3x3-PT-8A-LTLFireability-10 55214031 m, 271982 m/sec, 143246069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 210/514 371/2000 NoC3x3-PT-8A-LTLFireability-10 56579260 m, 273045 m/sec, 146782184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 215/514 380/2000 NoC3x3-PT-8A-LTLFireability-10 57932391 m, 270626 m/sec, 150279192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-8A-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-8A-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 LTL EXCL 220/514 389/2000 NoC3x3-PT-8A-LTLFireability-10 59275752 m, 268672 m/sec, 153751711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 400 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-8A"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NoC3x3-PT-8A, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353900668"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-8A.tgz
mv NoC3x3-PT-8A execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;