About the Execution of LoLA for NoC3x3-PT-7A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16184.443 | 644323.00 | 650535.00 | 1655.10 | ??F????F??TFF??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353800651.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NoC3x3-PT-7A, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353800651
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 764K
-rw-r--r-- 1 mcc users 7.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 78K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 23 07:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 23 07:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 23 07:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.0K Apr 12 08:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 78K Apr 12 08:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Apr 12 07:57 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 42K Apr 12 07:57 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Apr 23 07:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 355K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-00
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-01
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-02
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-03
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-04
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-05
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-06
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-07
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-08
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-09
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-10
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-11
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-12
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-13
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-14
FORMULA_NAME NoC3x3-PT-7A-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717097557850
FORMULA NoC3x3-PT-7A-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-7A-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-7A-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-7A-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-7A-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717098202173
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 NoC3x3-PT-7A-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for NoC3x3-PT-7A-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 25 NoC3x3-PT-7A-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 37 NoC3x3-PT-7A-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for NoC3x3-PT-7A-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for NoC3x3-PT-7A-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 35 (type CNST) for 34 NoC3x3-PT-7A-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 35 (type CNST) for NoC3x3-PT-7A-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 NoC3x3-PT-7A-LTLCardinality-06
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 53 (type FNDP) for 40 NoC3x3-PT-7A-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EQUN) for 40 NoC3x3-PT-7A-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 46 NoC3x3-PT-7A-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type FNDP) for NoC3x3-PT-7A-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 54 (type EQUN) for NoC3x3-PT-7A-LTLCardinality-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 54 (type EQUN) for NoC3x3-PT-7A-LTLCardinality-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for NoC3x3-PT-7A-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 4/299 2/2000 NoC3x3-PT-7A-LTLCardinality-06 213940 m, 42788 m/sec, 349902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 9/299 4/2000 NoC3x3-PT-7A-LTLCardinality-06 453926 m, 47997 m/sec, 738122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 14/299 5/2000 NoC3x3-PT-7A-LTLCardinality-06 707914 m, 50797 m/sec, 1157699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 19/299 7/2000 NoC3x3-PT-7A-LTLCardinality-06 966814 m, 51780 m/sec, 1595084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 24/299 9/2000 NoC3x3-PT-7A-LTLCardinality-06 1213270 m, 49291 m/sec, 1999443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 29/299 11/2000 NoC3x3-PT-7A-LTLCardinality-06 1457924 m, 48930 m/sec, 2397925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 34/299 12/2000 NoC3x3-PT-7A-LTLCardinality-06 1704624 m, 49340 m/sec, 2804472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 39/299 14/2000 NoC3x3-PT-7A-LTLCardinality-06 1954369 m, 49949 m/sec, 3223809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 44/299 16/2000 NoC3x3-PT-7A-LTLCardinality-06 2208300 m, 50786 m/sec, 3652981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 49/299 18/2000 NoC3x3-PT-7A-LTLCardinality-06 2454683 m, 49276 m/sec, 4062127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 54/299 19/2000 NoC3x3-PT-7A-LTLCardinality-06 2705140 m, 50091 m/sec, 4480172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 59/299 21/2000 NoC3x3-PT-7A-LTLCardinality-06 2946235 m, 48219 m/sec, 4875040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 64/299 23/2000 NoC3x3-PT-7A-LTLCardinality-06 3189473 m, 48647 m/sec, 5276219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 69/299 24/2000 NoC3x3-PT-7A-LTLCardinality-06 3434065 m, 48918 m/sec, 5686303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 74/299 26/2000 NoC3x3-PT-7A-LTLCardinality-06 3671162 m, 47419 m/sec, 6068704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 79/299 28/2000 NoC3x3-PT-7A-LTLCardinality-06 3911713 m, 48110 m/sec, 6462674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 84/299 29/2000 NoC3x3-PT-7A-LTLCardinality-06 4147645 m, 47186 m/sec, 6847166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 89/299 31/2000 NoC3x3-PT-7A-LTLCardinality-06 4379055 m, 46282 m/sec, 7222379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 94/299 33/2000 NoC3x3-PT-7A-LTLCardinality-06 4612017 m, 46592 m/sec, 7607196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 99/299 34/2000 NoC3x3-PT-7A-LTLCardinality-06 4848256 m, 47247 m/sec, 7994084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 104/299 36/2000 NoC3x3-PT-7A-LTLCardinality-06 5112031 m, 52755 m/sec, 8437077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 109/299 38/2000 NoC3x3-PT-7A-LTLCardinality-06 5372101 m, 52014 m/sec, 8878610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 114/299 40/2000 NoC3x3-PT-7A-LTLCardinality-06 5618114 m, 49202 m/sec, 9282799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 119/299 41/2000 NoC3x3-PT-7A-LTLCardinality-06 5863330 m, 49043 m/sec, 9682886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 124/299 43/2000 NoC3x3-PT-7A-LTLCardinality-06 6107243 m, 48782 m/sec, 10082935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 129/299 45/2000 NoC3x3-PT-7A-LTLCardinality-06 6352867 m, 49124 m/sec, 10484874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 134/299 46/2000 NoC3x3-PT-7A-LTLCardinality-06 6601249 m, 49676 m/sec, 10895003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 139/299 48/2000 NoC3x3-PT-7A-LTLCardinality-06 6843883 m, 48526 m/sec, 11294152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 144/299 50/2000 NoC3x3-PT-7A-LTLCardinality-06 7083239 m, 47871 m/sec, 11684175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 149/299 51/2000 NoC3x3-PT-7A-LTLCardinality-06 7316184 m, 46589 m/sec, 12064427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 154/299 53/2000 NoC3x3-PT-7A-LTLCardinality-06 7546383 m, 46039 m/sec, 12435684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 159/299 55/2000 NoC3x3-PT-7A-LTLCardinality-06 7776343 m, 45992 m/sec, 12812054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 164/299 56/2000 NoC3x3-PT-7A-LTLCardinality-06 8009796 m, 46690 m/sec, 13192119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 169/299 58/2000 NoC3x3-PT-7A-LTLCardinality-06 8262375 m, 50515 m/sec, 13623327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 174/299 60/2000 NoC3x3-PT-7A-LTLCardinality-06 8539696 m, 55464 m/sec, 14124831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 179/299 62/2000 NoC3x3-PT-7A-LTLCardinality-06 8811975 m, 54455 m/sec, 14623679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 184/299 64/2000 NoC3x3-PT-7A-LTLCardinality-06 9082760 m, 54157 m/sec, 15117124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 189/299 66/2000 NoC3x3-PT-7A-LTLCardinality-06 9352250 m, 53898 m/sec, 15610704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 194/299 69/2000 NoC3x3-PT-7A-LTLCardinality-06 9627508 m, 55051 m/sec, 16108830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 199/299 71/2000 NoC3x3-PT-7A-LTLCardinality-06 9901372 m, 54772 m/sec, 16608562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 204/299 73/2000 NoC3x3-PT-7A-LTLCardinality-06 10172484 m, 54222 m/sec, 17105077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 209/299 75/2000 NoC3x3-PT-7A-LTLCardinality-06 10442112 m, 53925 m/sec, 17592663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 214/299 77/2000 NoC3x3-PT-7A-LTLCardinality-06 10720725 m, 55722 m/sec, 18095396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 219/299 79/2000 NoC3x3-PT-7A-LTLCardinality-06 11002176 m, 56290 m/sec, 18602453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 224/299 81/2000 NoC3x3-PT-7A-LTLCardinality-06 11278238 m, 55212 m/sec, 19103893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 229/299 83/2000 NoC3x3-PT-7A-LTLCardinality-06 11555151 m, 55382 m/sec, 19605983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 234/299 86/2000 NoC3x3-PT-7A-LTLCardinality-06 11829949 m, 54959 m/sec, 20106203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 239/299 88/2000 NoC3x3-PT-7A-LTLCardinality-06 12102892 m, 54588 m/sec, 20606206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 244/299 90/2000 NoC3x3-PT-7A-LTLCardinality-06 12368375 m, 53096 m/sec, 21091164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 249/299 92/2000 NoC3x3-PT-7A-LTLCardinality-06 12632116 m, 52748 m/sec, 21563443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 254/299 94/2000 NoC3x3-PT-7A-LTLCardinality-06 12898025 m, 53181 m/sec, 22051418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 259/299 96/2000 NoC3x3-PT-7A-LTLCardinality-06 13165660 m, 53527 m/sec, 22540800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 264/299 97/2000 NoC3x3-PT-7A-LTLCardinality-06 13428877 m, 52643 m/sec, 23027533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 269/299 100/2000 NoC3x3-PT-7A-LTLCardinality-06 13697077 m, 53640 m/sec, 23521168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 274/299 101/2000 NoC3x3-PT-7A-LTLCardinality-06 13963785 m, 53341 m/sec, 24011105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 279/299 103/2000 NoC3x3-PT-7A-LTLCardinality-06 14228233 m, 52889 m/sec, 24498981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 284/299 105/2000 NoC3x3-PT-7A-LTLCardinality-06 14493777 m, 53108 m/sec, 24988316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 289/299 107/2000 NoC3x3-PT-7A-LTLCardinality-06 14749648 m, 51174 m/sec, 25459929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 294/299 109/2000 NoC3x3-PT-7A-LTLCardinality-06 14985574 m, 47185 m/sec, 25906834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 299/299 111/2000 NoC3x3-PT-7A-LTLCardinality-06 15259191 m, 54723 m/sec, 26392441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for NoC3x3-PT-7A-LTLCardinality-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 NoC3x3-PT-7A-LTLCardinality-15
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 NoC3x3-PT-7A-LTLCardinality-06
[[35mlola[0m][I] time limit : 3287 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for NoC3x3-PT-7A-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/298 2/5 NoC3x3-PT-7A-LTLCardinality-06 253521 m, -3001134 m/sec, 415200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 10/298 4/5 NoC3x3-PT-7A-LTLCardinality-06 505523 m, 50400 m/sec, 821173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for NoC3x3-PT-7A-LTLCardinality-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 NoC3x3-PT-7A-LTLCardinality-13
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for NoC3x3-PT-7A-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 NoC3x3-PT-7A-LTLCardinality-08
[[35mlola[0m][I] time limit : 363 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for NoC3x3-PT-7A-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 9 NoC3x3-PT-7A-LTLCardinality-03
[[35mlola[0m][I] time limit : 409 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 5/409 7/2000 NoC3x3-PT-7A-LTLCardinality-03 880814 m, 176162 m/sec, 1797885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 10/409 12/2000 NoC3x3-PT-7A-LTLCardinality-03 1662416 m, 156320 m/sec, 3533489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 15/409 18/2000 NoC3x3-PT-7A-LTLCardinality-03 2481271 m, 163771 m/sec, 5276350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 20/409 23/2000 NoC3x3-PT-7A-LTLCardinality-03 3266983 m, 157142 m/sec, 7032057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 25/409 29/2000 NoC3x3-PT-7A-LTLCardinality-03 3996897 m, 145982 m/sec, 8728372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 30/409 34/2000 NoC3x3-PT-7A-LTLCardinality-03 4744657 m, 149552 m/sec, 10412716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 35/409 39/2000 NoC3x3-PT-7A-LTLCardinality-03 5452149 m, 141498 m/sec, 12084513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 40/409 44/2000 NoC3x3-PT-7A-LTLCardinality-03 6139300 m, 137430 m/sec, 13734606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 45/409 49/2000 NoC3x3-PT-7A-LTLCardinality-03 6875240 m, 147188 m/sec, 15409588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 50/409 54/2000 NoC3x3-PT-7A-LTLCardinality-03 7616439 m, 148239 m/sec, 17087093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 55/409 59/2000 NoC3x3-PT-7A-LTLCardinality-03 8311660 m, 139044 m/sec, 18756112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 60/409 64/2000 NoC3x3-PT-7A-LTLCardinality-03 9004444 m, 138556 m/sec, 20411545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 65/409 68/2000 NoC3x3-PT-7A-LTLCardinality-03 9682212 m, 135553 m/sec, 22063013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 70/409 74/2000 NoC3x3-PT-7A-LTLCardinality-03 10437605 m, 151078 m/sec, 23762693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 75/409 80/2000 NoC3x3-PT-7A-LTLCardinality-03 11299966 m, 172472 m/sec, 25529249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 80/409 85/2000 NoC3x3-PT-7A-LTLCardinality-03 12100148 m, 160036 m/sec, 27238347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 85/409 91/2000 NoC3x3-PT-7A-LTLCardinality-03 12857777 m, 151525 m/sec, 28928595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 90/409 96/2000 NoC3x3-PT-7A-LTLCardinality-03 13679934 m, 164431 m/sec, 30627636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 95/409 102/2000 NoC3x3-PT-7A-LTLCardinality-03 14409677 m, 145948 m/sec, 32306743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 100/409 107/2000 NoC3x3-PT-7A-LTLCardinality-03 15140720 m, 146208 m/sec, 33998957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 105/409 112/2000 NoC3x3-PT-7A-LTLCardinality-03 15843627 m, 140581 m/sec, 35676773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 110/409 117/2000 NoC3x3-PT-7A-LTLCardinality-03 16568581 m, 144990 m/sec, 37359274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 115/409 122/2000 NoC3x3-PT-7A-LTLCardinality-03 17274659 m, 141215 m/sec, 39025811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 120/409 127/2000 NoC3x3-PT-7A-LTLCardinality-03 17992844 m, 143637 m/sec, 40699413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 125/409 132/2000 NoC3x3-PT-7A-LTLCardinality-03 18677832 m, 136997 m/sec, 42346022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 130/409 136/2000 NoC3x3-PT-7A-LTLCardinality-03 19345107 m, 133455 m/sec, 43983268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 135/409 141/2000 NoC3x3-PT-7A-LTLCardinality-03 20037646 m, 138507 m/sec, 45639765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 140/409 146/2000 NoC3x3-PT-7A-LTLCardinality-03 20716094 m, 135689 m/sec, 47285228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 145/409 150/2000 NoC3x3-PT-7A-LTLCardinality-03 21377324 m, 132246 m/sec, 48936990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 150/409 155/2000 NoC3x3-PT-7A-LTLCardinality-03 22049088 m, 134352 m/sec, 50580063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 155/409 160/2000 NoC3x3-PT-7A-LTLCardinality-03 22757159 m, 141614 m/sec, 52250678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 160/409 165/2000 NoC3x3-PT-7A-LTLCardinality-03 23482216 m, 145011 m/sec, 53937752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 165/409 171/2000 NoC3x3-PT-7A-LTLCardinality-03 24321333 m, 167823 m/sec, 55723295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 170/409 177/2000 NoC3x3-PT-7A-LTLCardinality-03 25108481 m, 157429 m/sec, 57485419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 175/409 182/2000 NoC3x3-PT-7A-LTLCardinality-03 25875118 m, 153327 m/sec, 59235658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 180/409 187/2000 NoC3x3-PT-7A-LTLCardinality-03 26610836 m, 147143 m/sec, 60967742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 185/409 192/2000 NoC3x3-PT-7A-LTLCardinality-03 27336231 m, 145079 m/sec, 62682839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 190/409 197/2000 NoC3x3-PT-7A-LTLCardinality-03 28049025 m, 142558 m/sec, 64380926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 195/409 203/2000 NoC3x3-PT-7A-LTLCardinality-03 28880654 m, 166325 m/sec, 66129287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 200/409 208/2000 NoC3x3-PT-7A-LTLCardinality-03 29563065 m, 136482 m/sec, 67779025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 205/409 213/2000 NoC3x3-PT-7A-LTLCardinality-03 30262799 m, 139946 m/sec, 69433190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 210/409 218/2000 NoC3x3-PT-7A-LTLCardinality-03 31014813 m, 150402 m/sec, 71120004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 215/409 223/2000 NoC3x3-PT-7A-LTLCardinality-03 31680980 m, 133233 m/sec, 72757485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 220/409 227/2000 NoC3x3-PT-7A-LTLCardinality-03 32339452 m, 131694 m/sec, 74390657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 225/409 232/2000 NoC3x3-PT-7A-LTLCardinality-03 33047007 m, 141511 m/sec, 76052804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 230/409 237/2000 NoC3x3-PT-7A-LTLCardinality-03 33722163 m, 135031 m/sec, 77701885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 235/409 243/2000 NoC3x3-PT-7A-LTLCardinality-03 34526520 m, 160871 m/sec, 79425138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 240/409 248/2000 NoC3x3-PT-7A-LTLCardinality-03 35340220 m, 162740 m/sec, 81196078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 245/409 254/2000 NoC3x3-PT-7A-LTLCardinality-03 36126462 m, 157248 m/sec, 82947338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 250/409 260/2000 NoC3x3-PT-7A-LTLCardinality-03 36956833 m, 166074 m/sec, 84694515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 255/409 265/2000 NoC3x3-PT-7A-LTLCardinality-03 37735960 m, 155825 m/sec, 86426351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 260/409 270/2000 NoC3x3-PT-7A-LTLCardinality-03 38468918 m, 146591 m/sec, 88139379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 265/409 275/2000 NoC3x3-PT-7A-LTLCardinality-03 39182929 m, 142802 m/sec, 89834864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 270/409 281/2000 NoC3x3-PT-7A-LTLCardinality-03 40029506 m, 169315 m/sec, 91579742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 275/409 287/2000 NoC3x3-PT-7A-LTLCardinality-03 40805985 m, 155295 m/sec, 93293447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 280/409 292/2000 NoC3x3-PT-7A-LTLCardinality-03 41552540 m, 149311 m/sec, 94983205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 285/409 297/2000 NoC3x3-PT-7A-LTLCardinality-03 42272713 m, 144034 m/sec, 96656496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 290/409 302/2000 NoC3x3-PT-7A-LTLCardinality-03 43027031 m, 150863 m/sec, 98349255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 295/409 307/2000 NoC3x3-PT-7A-LTLCardinality-03 43726027 m, 139799 m/sec, 100012508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 300/409 312/2000 NoC3x3-PT-7A-LTLCardinality-03 44449511 m, 144696 m/sec, 101671602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 305/409 317/2000 NoC3x3-PT-7A-LTLCardinality-03 45179994 m, 146096 m/sec, 103331406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 310/409 322/2000 NoC3x3-PT-7A-LTLCardinality-03 45895121 m, 143025 m/sec, 105003775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-7A-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-7A-LTLCardinality-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-7A-LTLCardinality-14: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 315/409 327/2000 NoC3x3-PT-7A-LTLCardinality-03 46574797 m, 135935 m/sec, 106637104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-7A"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NoC3x3-PT-7A, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353800651"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-7A.tgz
mv NoC3x3-PT-7A execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;