About the Execution of LoLA for NoC3x3-PT-6A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1179117.00 | 0.00 | 0.00 | ????T?F???FFFFFT | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353800636.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NoC3x3-PT-6A, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353800636
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 784K
-rw-r--r-- 1 mcc users 7.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K May 19 07:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 19 16:11 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 173K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Apr 12 07:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Apr 12 07:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.4K May 19 07:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 19 15:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 297K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-00
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-01
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-02
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-03
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-04
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-05
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-06
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-07
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-08
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-09
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-10
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-11
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-12
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-13
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-14
FORMULA_NAME NoC3x3-PT-6A-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717094324856
FORMULA NoC3x3-PT-6A-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-6A-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717095503973
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 NoC3x3-PT-6A-LTLFireability-13
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EQUN) for 27 NoC3x3-PT-6A-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for NoC3x3-PT-6A-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2983
[[35mlola[0m][I] fired transitions : 4408
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 NoC3x3-PT-6A-LTLFireability-15
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 21 NoC3x3-PT-6A-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for NoC3x3-PT-6A-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 NoC3x3-PT-6A-LTLFireability-12
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for NoC3x3-PT-6A-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14184
[[35mlola[0m][I] fired transitions : 19489
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 NoC3x3-PT-6A-LTLFireability-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for NoC3x3-PT-6A-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 NoC3x3-PT-6A-LTLFireability-11
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for NoC3x3-PT-6A-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 NoC3x3-PT-6A-LTLFireability-10
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for NoC3x3-PT-6A-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 NoC3x3-PT-6A-LTLFireability-06
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for NoC3x3-PT-6A-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 NoC3x3-PT-6A-LTLFireability-04
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for NoC3x3-PT-6A-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 NoC3x3-PT-6A-LTLFireability-03
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for NoC3x3-PT-6A-LTLFireability-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 52 (type EQUN) for NoC3x3-PT-6A-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for NoC3x3-PT-6A-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 205765
[[35mlola[0m][I] fired transitions : 478632
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 NoC3x3-PT-6A-LTLFireability-02
[[35mlola[0m][I] time limit : 513 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 3/513 4/2000 NoC3x3-PT-6A-LTLFireability-02 559099 m, 111819 m/sec, 1681037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 8/513 7/2000 NoC3x3-PT-6A-LTLFireability-02 1017301 m, 91640 m/sec, 4511833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 13/513 10/2000 NoC3x3-PT-6A-LTLFireability-02 1484294 m, 93398 m/sec, 7315008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 18/513 13/2000 NoC3x3-PT-6A-LTLFireability-02 1931587 m, 89458 m/sec, 10091140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 23/513 16/2000 NoC3x3-PT-6A-LTLFireability-02 2384570 m, 90596 m/sec, 12859841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 28/513 19/2000 NoC3x3-PT-6A-LTLFireability-02 2851818 m, 93449 m/sec, 15724316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 33/513 22/2000 NoC3x3-PT-6A-LTLFireability-02 3312887 m, 92213 m/sec, 18602985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 38/513 25/2000 NoC3x3-PT-6A-LTLFireability-02 3730885 m, 83599 m/sec, 21460748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 43/513 28/2000 NoC3x3-PT-6A-LTLFireability-02 4135646 m, 80952 m/sec, 24309743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 48/513 31/2000 NoC3x3-PT-6A-LTLFireability-02 4572554 m, 87381 m/sec, 27162413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 53/513 34/2000 NoC3x3-PT-6A-LTLFireability-02 5065398 m, 98568 m/sec, 29865239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 58/513 36/2000 NoC3x3-PT-6A-LTLFireability-02 5464082 m, 79736 m/sec, 32607053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 63/513 39/2000 NoC3x3-PT-6A-LTLFireability-02 5905982 m, 88380 m/sec, 35299438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 68/513 43/2000 NoC3x3-PT-6A-LTLFireability-02 6388275 m, 96458 m/sec, 37943255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 73/513 45/2000 NoC3x3-PT-6A-LTLFireability-02 6813106 m, 84966 m/sec, 40576369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 78/513 48/2000 NoC3x3-PT-6A-LTLFireability-02 7239184 m, 85215 m/sec, 43236898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 83/513 51/2000 NoC3x3-PT-6A-LTLFireability-02 7668375 m, 85838 m/sec, 45903325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 88/513 54/2000 NoC3x3-PT-6A-LTLFireability-02 8119155 m, 90156 m/sec, 48445131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 93/513 55/2000 NoC3x3-PT-6A-LTLFireability-02 8244549 m, 25078 m/sec, 50986387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 98/513 57/2000 NoC3x3-PT-6A-LTLFireability-02 8642229 m, 79536 m/sec, 53695223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 103/513 60/2000 NoC3x3-PT-6A-LTLFireability-02 9023976 m, 76349 m/sec, 56347124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 108/513 62/2000 NoC3x3-PT-6A-LTLFireability-02 9435354 m, 82275 m/sec, 59012001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 113/513 65/2000 NoC3x3-PT-6A-LTLFireability-02 9882476 m, 89424 m/sec, 61557434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 118/513 66/2000 NoC3x3-PT-6A-LTLFireability-02 10065543 m, 36613 m/sec, 64115204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 123/513 69/2000 NoC3x3-PT-6A-LTLFireability-02 10400502 m, 66991 m/sec, 66801260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 128/513 71/2000 NoC3x3-PT-6A-LTLFireability-02 10804167 m, 80733 m/sec, 69431331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 133/513 73/2000 NoC3x3-PT-6A-LTLFireability-02 11147041 m, 68574 m/sec, 72077367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 138/513 76/2000 NoC3x3-PT-6A-LTLFireability-02 11538843 m, 78360 m/sec, 74705834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 143/513 78/2000 NoC3x3-PT-6A-LTLFireability-02 11827170 m, 57665 m/sec, 77268777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 148/513 80/2000 NoC3x3-PT-6A-LTLFireability-02 12200245 m, 74615 m/sec, 79905380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 153/513 83/2000 NoC3x3-PT-6A-LTLFireability-02 12544442 m, 68839 m/sec, 82540519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 158/513 85/2000 NoC3x3-PT-6A-LTLFireability-02 12902559 m, 71623 m/sec, 85240338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 163/513 87/2000 NoC3x3-PT-6A-LTLFireability-02 13292068 m, 77901 m/sec, 87919830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 168/513 90/2000 NoC3x3-PT-6A-LTLFireability-02 13677322 m, 77050 m/sec, 90530817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 173/513 93/2000 NoC3x3-PT-6A-LTLFireability-02 14074607 m, 79457 m/sec, 93135527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 178/513 95/2000 NoC3x3-PT-6A-LTLFireability-02 14497225 m, 84523 m/sec, 95655605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 183/513 98/2000 NoC3x3-PT-6A-LTLFireability-02 14896925 m, 79940 m/sec, 98171195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 188/513 101/2000 NoC3x3-PT-6A-LTLFireability-02 15350398 m, 90694 m/sec, 100470764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 193/513 104/2000 NoC3x3-PT-6A-LTLFireability-02 15785510 m, 87022 m/sec, 102683296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 198/513 106/2000 NoC3x3-PT-6A-LTLFireability-02 16193380 m, 81574 m/sec, 104875707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 203/513 109/2000 NoC3x3-PT-6A-LTLFireability-02 16571403 m, 75604 m/sec, 107167921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 208/513 111/2000 NoC3x3-PT-6A-LTLFireability-02 16955360 m, 76791 m/sec, 109509451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 213/513 114/2000 NoC3x3-PT-6A-LTLFireability-02 17311384 m, 71204 m/sec, 111913664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 218/513 116/2000 NoC3x3-PT-6A-LTLFireability-02 17627255 m, 63174 m/sec, 114506925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 223/513 118/2000 NoC3x3-PT-6A-LTLFireability-02 17936280 m, 61805 m/sec, 117195039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 228/513 120/2000 NoC3x3-PT-6A-LTLFireability-02 18238118 m, 60367 m/sec, 119859059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 233/513 121/2000 NoC3x3-PT-6A-LTLFireability-02 18400288 m, 32434 m/sec, 122357516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 238/513 121/2000 NoC3x3-PT-6A-LTLFireability-02 18409625 m, 1867 m/sec, 124491498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 243/513 121/2000 NoC3x3-PT-6A-LTLFireability-02 18412884 m, 651 m/sec, 126551527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 248/513 121/2000 NoC3x3-PT-6A-LTLFireability-02 18413956 m, 214 m/sec, 128632341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 253/513 121/2000 NoC3x3-PT-6A-LTLFireability-02 18414258 m, 60 m/sec, 130814503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 258/513 123/2000 NoC3x3-PT-6A-LTLFireability-02 18687054 m, 54559 m/sec, 133461315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 263/513 125/2000 NoC3x3-PT-6A-LTLFireability-02 19121453 m, 86879 m/sec, 136267924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 268/513 128/2000 NoC3x3-PT-6A-LTLFireability-02 19579819 m, 91673 m/sec, 139044385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 273/513 131/2000 NoC3x3-PT-6A-LTLFireability-02 19953271 m, 74690 m/sec, 141815984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 278/513 134/2000 NoC3x3-PT-6A-LTLFireability-02 20364770 m, 82299 m/sec, 144565424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 283/513 136/2000 NoC3x3-PT-6A-LTLFireability-02 20755611 m, 78168 m/sec, 147287880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 288/513 139/2000 NoC3x3-PT-6A-LTLFireability-02 21145012 m, 77880 m/sec, 149997836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 293/513 141/2000 NoC3x3-PT-6A-LTLFireability-02 21491822 m, 69362 m/sec, 152710780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 298/513 143/2000 NoC3x3-PT-6A-LTLFireability-02 21822474 m, 66130 m/sec, 155376669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 303/513 145/2000 NoC3x3-PT-6A-LTLFireability-02 22186237 m, 72752 m/sec, 158173624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 308/513 148/2000 NoC3x3-PT-6A-LTLFireability-02 22577100 m, 78172 m/sec, 160888149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 313/513 150/2000 NoC3x3-PT-6A-LTLFireability-02 22924006 m, 69381 m/sec, 163608434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 318/513 152/2000 NoC3x3-PT-6A-LTLFireability-02 23256328 m, 66464 m/sec, 166285249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 323/513 155/2000 NoC3x3-PT-6A-LTLFireability-02 23651334 m, 79001 m/sec, 169059732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 328/513 158/2000 NoC3x3-PT-6A-LTLFireability-02 24057826 m, 81298 m/sec, 171840963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 333/513 160/2000 NoC3x3-PT-6A-LTLFireability-02 24448918 m, 78218 m/sec, 174640296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 338/513 163/2000 NoC3x3-PT-6A-LTLFireability-02 24915716 m, 93359 m/sec, 177415893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 343/513 166/2000 NoC3x3-PT-6A-LTLFireability-02 25382524 m, 93361 m/sec, 180188793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 348/513 169/2000 NoC3x3-PT-6A-LTLFireability-02 25787135 m, 80922 m/sec, 182917010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 353/513 171/2000 NoC3x3-PT-6A-LTLFireability-02 26149731 m, 72519 m/sec, 185602583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 358/513 174/2000 NoC3x3-PT-6A-LTLFireability-02 26485622 m, 67178 m/sec, 188296218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 363/513 176/2000 NoC3x3-PT-6A-LTLFireability-02 26842096 m, 71294 m/sec, 190973932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 368/513 178/2000 NoC3x3-PT-6A-LTLFireability-02 27228140 m, 77208 m/sec, 193652888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 373/513 181/2000 NoC3x3-PT-6A-LTLFireability-02 27551290 m, 64630 m/sec, 196360677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 378/513 183/2000 NoC3x3-PT-6A-LTLFireability-02 27900559 m, 69853 m/sec, 199048608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 383/513 185/2000 NoC3x3-PT-6A-LTLFireability-02 28302256 m, 80339 m/sec, 201817009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 388/513 188/2000 NoC3x3-PT-6A-LTLFireability-02 28704505 m, 80449 m/sec, 204549893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 393/513 191/2000 NoC3x3-PT-6A-LTLFireability-02 29116090 m, 82317 m/sec, 207230868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 398/513 193/2000 NoC3x3-PT-6A-LTLFireability-02 29488336 m, 74449 m/sec, 209894122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 403/513 196/2000 NoC3x3-PT-6A-LTLFireability-02 29914413 m, 85215 m/sec, 212545268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 408/513 198/2000 NoC3x3-PT-6A-LTLFireability-02 30254301 m, 67977 m/sec, 215253293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 413/513 200/2000 NoC3x3-PT-6A-LTLFireability-02 30565289 m, 62197 m/sec, 217866997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 418/513 202/2000 NoC3x3-PT-6A-LTLFireability-02 30916111 m, 70164 m/sec, 220539542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 423/513 205/2000 NoC3x3-PT-6A-LTLFireability-02 31320617 m, 80901 m/sec, 223198275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 428/513 207/2000 NoC3x3-PT-6A-LTLFireability-02 31679140 m, 71704 m/sec, 225843697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 433/513 210/2000 NoC3x3-PT-6A-LTLFireability-02 32011314 m, 66434 m/sec, 228511158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 438/513 212/2000 NoC3x3-PT-6A-LTLFireability-02 32340923 m, 65921 m/sec, 231191164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 443/513 214/2000 NoC3x3-PT-6A-LTLFireability-02 32691317 m, 70078 m/sec, 233917466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 448/513 216/2000 NoC3x3-PT-6A-LTLFireability-02 33061237 m, 73984 m/sec, 236666131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 453/513 219/2000 NoC3x3-PT-6A-LTLFireability-02 33421796 m, 72111 m/sec, 239396412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 458/513 221/2000 NoC3x3-PT-6A-LTLFireability-02 33766457 m, 68932 m/sec, 242094487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 463/513 223/2000 NoC3x3-PT-6A-LTLFireability-02 34132364 m, 73181 m/sec, 244782822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 468/513 226/2000 NoC3x3-PT-6A-LTLFireability-02 34515504 m, 76628 m/sec, 247475771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 473/513 229/2000 NoC3x3-PT-6A-LTLFireability-02 34926613 m, 82221 m/sec, 250179301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 478/513 231/2000 NoC3x3-PT-6A-LTLFireability-02 35359057 m, 86488 m/sec, 252894810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 483/513 234/2000 NoC3x3-PT-6A-LTLFireability-02 35794660 m, 87120 m/sec, 255567996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 488/513 237/2000 NoC3x3-PT-6A-LTLFireability-02 36217416 m, 84551 m/sec, 258209341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 493/513 240/2000 NoC3x3-PT-6A-LTLFireability-02 36606269 m, 77770 m/sec, 260909486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 498/513 242/2000 NoC3x3-PT-6A-LTLFireability-02 36969588 m, 72663 m/sec, 263630033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 503/513 244/2000 NoC3x3-PT-6A-LTLFireability-02 37329002 m, 71882 m/sec, 266349197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 508/513 247/2000 NoC3x3-PT-6A-LTLFireability-02 37714247 m, 77049 m/sec, 269073436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 513/513 249/2000 NoC3x3-PT-6A-LTLFireability-02 38141180 m, 85386 m/sec, 271699991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for NoC3x3-PT-6A-LTLFireability-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 NoC3x3-PT-6A-LTLFireability-01
[[35mlola[0m][I] time limit : 513 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 NoC3x3-PT-6A-LTLFireability-02
[[35mlola[0m][I] time limit : 3078 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for NoC3x3-PT-6A-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for NoC3x3-PT-6A-LTLFireability-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 NoC3x3-PT-6A-LTLFireability-00
[[35mlola[0m][I] time limit : 614 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for NoC3x3-PT-6A-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 64505
[[35mlola[0m][I] fired transitions : 104148
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 21 NoC3x3-PT-6A-LTLFireability-07
[[35mlola[0m][I] time limit : 768 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for NoC3x3-PT-6A-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 27 NoC3x3-PT-6A-LTLFireability-09
[[35mlola[0m][I] time limit : 1024 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for NoC3x3-PT-6A-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 19
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 NoC3x3-PT-6A-LTLFireability-08
[[35mlola[0m][I] time limit : 1536 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 5/1536 2/2000 NoC3x3-PT-6A-LTLFireability-08 187717 m, 37543 m/sec, 361253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 10/1536 3/2000 NoC3x3-PT-6A-LTLFireability-08 376669 m, 37790 m/sec, 770144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 15/1536 4/2000 NoC3x3-PT-6A-LTLFireability-08 569173 m, 38500 m/sec, 1150541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 20/1536 5/2000 NoC3x3-PT-6A-LTLFireability-08 753949 m, 36955 m/sec, 1562105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 25/1536 7/2000 NoC3x3-PT-6A-LTLFireability-08 935809 m, 36372 m/sec, 1967757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 30/1536 8/2000 NoC3x3-PT-6A-LTLFireability-08 1137761 m, 40390 m/sec, 2350443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 35/1536 9/2000 NoC3x3-PT-6A-LTLFireability-08 1333755 m, 39198 m/sec, 2746111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 40/1536 11/2000 NoC3x3-PT-6A-LTLFireability-08 1521475 m, 37544 m/sec, 3161609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 45/1536 12/2000 NoC3x3-PT-6A-LTLFireability-08 1710070 m, 37719 m/sec, 3547106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 50/1536 13/2000 NoC3x3-PT-6A-LTLFireability-08 1901580 m, 38302 m/sec, 3941645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 55/1536 14/2000 NoC3x3-PT-6A-LTLFireability-08 2086931 m, 37070 m/sec, 4336263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 60/1536 15/2000 NoC3x3-PT-6A-LTLFireability-08 2270894 m, 36792 m/sec, 4756109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 65/1536 17/2000 NoC3x3-PT-6A-LTLFireability-08 2445098 m, 34840 m/sec, 5174704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 70/1536 18/2000 NoC3x3-PT-6A-LTLFireability-08 2639308 m, 38842 m/sec, 5562634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 75/1536 19/2000 NoC3x3-PT-6A-LTLFireability-08 2815327 m, 35203 m/sec, 5929935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 80/1536 20/2000 NoC3x3-PT-6A-LTLFireability-08 2979507 m, 32836 m/sec, 6309614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 85/1536 21/2000 NoC3x3-PT-6A-LTLFireability-08 3145341 m, 33166 m/sec, 6702307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 90/1536 22/2000 NoC3x3-PT-6A-LTLFireability-08 3314627 m, 33857 m/sec, 7121580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 95/1536 23/2000 NoC3x3-PT-6A-LTLFireability-08 3484021 m, 33878 m/sec, 7547958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 100/1536 25/2000 NoC3x3-PT-6A-LTLFireability-08 3654495 m, 34094 m/sec, 7991429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 105/1536 26/2000 NoC3x3-PT-6A-LTLFireability-08 3824910 m, 34083 m/sec, 8433307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 110/1536 27/2000 NoC3x3-PT-6A-LTLFireability-08 3996856 m, 34389 m/sec, 8865274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 115/1536 28/2000 NoC3x3-PT-6A-LTLFireability-08 4171717 m, 34972 m/sec, 9332524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 120/1536 29/2000 NoC3x3-PT-6A-LTLFireability-08 4344613 m, 34579 m/sec, 9775031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 125/1536 30/2000 NoC3x3-PT-6A-LTLFireability-08 4516444 m, 34366 m/sec, 10215710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 130/1536 31/2000 NoC3x3-PT-6A-LTLFireability-08 4691987 m, 35108 m/sec, 10664598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 135/1536 33/2000 NoC3x3-PT-6A-LTLFireability-08 4866077 m, 34818 m/sec, 11121630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 140/1536 34/2000 NoC3x3-PT-6A-LTLFireability-08 5039463 m, 34677 m/sec, 11559881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 145/1536 35/2000 NoC3x3-PT-6A-LTLFireability-08 5213154 m, 34738 m/sec, 12012421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 150/1536 36/2000 NoC3x3-PT-6A-LTLFireability-08 5391488 m, 35666 m/sec, 12469509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 155/1536 37/2000 NoC3x3-PT-6A-LTLFireability-08 5567587 m, 35219 m/sec, 12922479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 160/1536 38/2000 NoC3x3-PT-6A-LTLFireability-08 5742558 m, 34994 m/sec, 13382065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 165/1536 39/2000 NoC3x3-PT-6A-LTLFireability-08 5918296 m, 35147 m/sec, 13841186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 170/1536 41/2000 NoC3x3-PT-6A-LTLFireability-08 6091429 m, 34626 m/sec, 14287481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 175/1536 42/2000 NoC3x3-PT-6A-LTLFireability-08 6267457 m, 35205 m/sec, 14733826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 180/1536 43/2000 NoC3x3-PT-6A-LTLFireability-08 6443346 m, 35177 m/sec, 15210172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 185/1536 44/2000 NoC3x3-PT-6A-LTLFireability-08 6624082 m, 36147 m/sec, 15709228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 190/1536 45/2000 NoC3x3-PT-6A-LTLFireability-08 6802793 m, 35742 m/sec, 16209745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 195/1536 46/2000 NoC3x3-PT-6A-LTLFireability-08 6984197 m, 36280 m/sec, 16684886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 200/1536 48/2000 NoC3x3-PT-6A-LTLFireability-08 7169455 m, 37051 m/sec, 17222711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 205/1536 48/2000 NoC3x3-PT-6A-LTLFireability-08 7308082 m, 27725 m/sec, 17884682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 210/1536 49/2000 NoC3x3-PT-6A-LTLFireability-08 7469643 m, 32312 m/sec, 18265789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 215/1536 51/2000 NoC3x3-PT-6A-LTLFireability-08 7633832 m, 32837 m/sec, 18660212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 220/1536 52/2000 NoC3x3-PT-6A-LTLFireability-08 7801948 m, 33623 m/sec, 19082637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 225/1536 53/2000 NoC3x3-PT-6A-LTLFireability-08 7970781 m, 33766 m/sec, 19521836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 230/1536 54/2000 NoC3x3-PT-6A-LTLFireability-08 8142444 m, 34332 m/sec, 19938639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 235/1536 55/2000 NoC3x3-PT-6A-LTLFireability-08 8311531 m, 33817 m/sec, 20384700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 240/1536 56/2000 NoC3x3-PT-6A-LTLFireability-08 8484066 m, 34507 m/sec, 20840275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 245/1536 57/2000 NoC3x3-PT-6A-LTLFireability-08 8656165 m, 34419 m/sec, 21283431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 250/1536 58/2000 NoC3x3-PT-6A-LTLFireability-08 8827400 m, 34247 m/sec, 21728298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 255/1536 60/2000 NoC3x3-PT-6A-LTLFireability-08 9000042 m, 34528 m/sec, 22174178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 260/1536 61/2000 NoC3x3-PT-6A-LTLFireability-08 9173135 m, 34618 m/sec, 22611873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 265/1536 62/2000 NoC3x3-PT-6A-LTLFireability-08 9345077 m, 34388 m/sec, 23057603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 270/1536 63/2000 NoC3x3-PT-6A-LTLFireability-08 9518640 m, 34712 m/sec, 23507003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 275/1536 64/2000 NoC3x3-PT-6A-LTLFireability-08 9693879 m, 35047 m/sec, 23971258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 280/1536 65/2000 NoC3x3-PT-6A-LTLFireability-08 9867570 m, 34738 m/sec, 24412437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 285/1536 66/2000 NoC3x3-PT-6A-LTLFireability-08 10042733 m, 35032 m/sec, 24852421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 290/1536 67/2000 NoC3x3-PT-6A-LTLFireability-08 10215698 m, 34593 m/sec, 25305254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 295/1536 69/2000 NoC3x3-PT-6A-LTLFireability-08 10387533 m, 34367 m/sec, 25758294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 300/1536 70/2000 NoC3x3-PT-6A-LTLFireability-08 10562981 m, 35089 m/sec, 26204717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 305/1536 71/2000 NoC3x3-PT-6A-LTLFireability-08 10736563 m, 34716 m/sec, 26660170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 310/1536 72/2000 NoC3x3-PT-6A-LTLFireability-08 10912114 m, 35110 m/sec, 27122938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 315/1536 73/2000 NoC3x3-PT-6A-LTLFireability-08 11087701 m, 35117 m/sec, 27606262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 320/1536 74/2000 NoC3x3-PT-6A-LTLFireability-08 11262002 m, 34860 m/sec, 28087252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 325/1536 75/2000 NoC3x3-PT-6A-LTLFireability-08 11445034 m, 36606 m/sec, 28580052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 330/1536 77/2000 NoC3x3-PT-6A-LTLFireability-08 11622979 m, 35589 m/sec, 29089813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 335/1536 77/2000 NoC3x3-PT-6A-LTLFireability-08 11755110 m, 26426 m/sec, 29748810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 340/1536 79/2000 NoC3x3-PT-6A-LTLFireability-08 11919511 m, 32880 m/sec, 30131660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 345/1536 80/2000 NoC3x3-PT-6A-LTLFireability-08 12080212 m, 32140 m/sec, 30517729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 350/1536 81/2000 NoC3x3-PT-6A-LTLFireability-08 12245703 m, 33098 m/sec, 30931630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 355/1536 82/2000 NoC3x3-PT-6A-LTLFireability-08 12412178 m, 33295 m/sec, 31363726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 360/1536 83/2000 NoC3x3-PT-6A-LTLFireability-08 12581871 m, 33938 m/sec, 31774738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 365/1536 84/2000 NoC3x3-PT-6A-LTLFireability-08 12749427 m, 33511 m/sec, 32217229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 370/1536 85/2000 NoC3x3-PT-6A-LTLFireability-08 12920311 m, 34176 m/sec, 32671723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 375/1536 86/2000 NoC3x3-PT-6A-LTLFireability-08 13089129 m, 33763 m/sec, 33107475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 380/1536 87/2000 NoC3x3-PT-6A-LTLFireability-08 13260060 m, 34186 m/sec, 33548524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 385/1536 88/2000 NoC3x3-PT-6A-LTLFireability-08 13429444 m, 33876 m/sec, 33985838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 390/1536 90/2000 NoC3x3-PT-6A-LTLFireability-08 13599260 m, 33963 m/sec, 34416434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 395/1536 91/2000 NoC3x3-PT-6A-LTLFireability-08 13771450 m, 34438 m/sec, 34869184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 400/1536 92/2000 NoC3x3-PT-6A-LTLFireability-08 13945684 m, 34846 m/sec, 35311666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 405/1536 93/2000 NoC3x3-PT-6A-LTLFireability-08 14119980 m, 34859 m/sec, 35768675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 410/1536 94/2000 NoC3x3-PT-6A-LTLFireability-08 14293052 m, 34614 m/sec, 36214504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 415/1536 95/2000 NoC3x3-PT-6A-LTLFireability-08 14468740 m, 35137 m/sec, 36659737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 420/1536 96/2000 NoC3x3-PT-6A-LTLFireability-08 14641037 m, 34459 m/sec, 37101976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 425/1536 97/2000 NoC3x3-PT-6A-LTLFireability-08 14814239 m, 34640 m/sec, 37559315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 430/1536 99/2000 NoC3x3-PT-6A-LTLFireability-08 14989177 m, 34987 m/sec, 38003972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 435/1536 100/2000 NoC3x3-PT-6A-LTLFireability-08 15160667 m, 34298 m/sec, 38453921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 440/1536 101/2000 NoC3x3-PT-6A-LTLFireability-08 15337520 m, 35370 m/sec, 38920375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 445/1536 102/2000 NoC3x3-PT-6A-LTLFireability-08 15510737 m, 34643 m/sec, 39395083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 450/1536 103/2000 NoC3x3-PT-6A-LTLFireability-08 15685808 m, 35014 m/sec, 39884804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 455/1536 104/2000 NoC3x3-PT-6A-LTLFireability-08 15863014 m, 35441 m/sec, 40351393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 460/1536 105/2000 NoC3x3-PT-6A-LTLFireability-08 16045045 m, 36406 m/sec, 40871702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 465/1536 106/2000 NoC3x3-PT-6A-LTLFireability-08 16187388 m, 28468 m/sec, 41493707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 470/1536 107/2000 NoC3x3-PT-6A-LTLFireability-08 16340373 m, 30597 m/sec, 42009919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 475/1536 109/2000 NoC3x3-PT-6A-LTLFireability-08 16502677 m, 32460 m/sec, 42477292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 480/1536 110/2000 NoC3x3-PT-6A-LTLFireability-08 16660321 m, 31528 m/sec, 42856723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 485/1536 111/2000 NoC3x3-PT-6A-LTLFireability-08 16820335 m, 32002 m/sec, 43248160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 490/1536 112/2000 NoC3x3-PT-6A-LTLFireability-08 16981198 m, 32172 m/sec, 43648085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 495/1536 113/2000 NoC3x3-PT-6A-LTLFireability-08 17147725 m, 33305 m/sec, 44066546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 500/1536 114/2000 NoC3x3-PT-6A-LTLFireability-08 17312130 m, 32881 m/sec, 44504962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 505/1536 115/2000 NoC3x3-PT-6A-LTLFireability-08 17478313 m, 33236 m/sec, 44946369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 510/1536 116/2000 NoC3x3-PT-6A-LTLFireability-08 17644155 m, 33168 m/sec, 45383309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 515/1536 117/2000 NoC3x3-PT-6A-LTLFireability-08 17810488 m, 33266 m/sec, 45818827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 605
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 520/1536 118/2000 NoC3x3-PT-6A-LTLFireability-08 17974175 m, 32737 m/sec, 46264146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 525/1536 119/2000 NoC3x3-PT-6A-LTLFireability-08 18139249 m, 33014 m/sec, 46718442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 530/1536 120/2000 NoC3x3-PT-6A-LTLFireability-08 18304106 m, 32971 m/sec, 47158444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 535/1536 122/2000 NoC3x3-PT-6A-LTLFireability-08 18470271 m, 33233 m/sec, 47602743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 540/1536 123/2000 NoC3x3-PT-6A-LTLFireability-08 18632825 m, 32510 m/sec, 48049273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 545/1536 124/2000 NoC3x3-PT-6A-LTLFireability-08 18794976 m, 32430 m/sec, 48497248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 550/1536 125/2000 NoC3x3-PT-6A-LTLFireability-08 18956814 m, 32367 m/sec, 48927905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 555/1536 126/2000 NoC3x3-PT-6A-LTLFireability-08 19117118 m, 32060 m/sec, 49372076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 632
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 560/1536 127/2000 NoC3x3-PT-6A-LTLFireability-08 19280813 m, 32739 m/sec, 49818692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 565/1536 128/2000 NoC3x3-PT-6A-LTLFireability-08 19442807 m, 32398 m/sec, 50264578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 570/1536 129/2000 NoC3x3-PT-6A-LTLFireability-08 19605040 m, 32446 m/sec, 50714432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 575/1536 130/2000 NoC3x3-PT-6A-LTLFireability-08 19768377 m, 32667 m/sec, 51162081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 646
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 580/1536 131/2000 NoC3x3-PT-6A-LTLFireability-08 19932220 m, 32768 m/sec, 51609387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 650
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 585/1536 132/2000 NoC3x3-PT-6A-LTLFireability-08 20086042 m, 30764 m/sec, 52030432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 590/1536 133/2000 NoC3x3-PT-6A-LTLFireability-08 20244919 m, 31775 m/sec, 52459163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 595/1536 134/2000 NoC3x3-PT-6A-LTLFireability-08 20401676 m, 31351 m/sec, 52882358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 600/1536 135/2000 NoC3x3-PT-6A-LTLFireability-08 20561009 m, 31866 m/sec, 53318846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 662
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 605/1536 136/2000 NoC3x3-PT-6A-LTLFireability-08 20719483 m, 31694 m/sec, 53763760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 665
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 610/1536 137/2000 NoC3x3-PT-6A-LTLFireability-08 20882330 m, 32569 m/sec, 54221468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-09: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-6A-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-6A-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-6A-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 647/1536 138/2000 NoC3x3-PT-6A-LTLFireability-08 21032124 m, 29958 m/sec, 54647255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-6A"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NoC3x3-PT-6A, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353800636"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-6A.tgz
mv NoC3x3-PT-6A execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;