About the Execution of LoLA for NoC3x3-PT-5B
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 13063.136 | 3600000.00 | 2464634.00 | 7986.50 | F?F?FFT?F??T?FFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r247-tall-171654353800627.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is NoC3x3-PT-5B, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r247-tall-171654353800627
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 988K
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:43 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K May 18 16:43 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 23 07:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 23 07:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 108K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 10K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.4K May 19 07:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K May 19 15:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:43 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:43 instance
-rw-r--r-- 1 mcc users 6 May 18 16:43 iscolored
-rw-r--r-- 1 mcc users 525K May 18 16:43 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-00
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-01
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-02
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-03
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-04
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-05
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-06
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-07
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-08
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-09
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-10
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-11
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-12
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-13
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-14
FORMULA_NAME NoC3x3-PT-5B-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717091816894
FORMULA NoC3x3-PT-5B-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5B-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5B-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5B-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5B-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5B-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5B-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5B-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5B-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-5B-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 23 (type CNST) for 22 NoC3x3-PT-5B-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 23 (type CNST) for NoC3x3-PT-5B-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 54 (type CNST) for 53 NoC3x3-PT-5B-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 54 (type CNST) for NoC3x3-PT-5B-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 40 NoC3x3-PT-5B-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for NoC3x3-PT-5B-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 47 NoC3x3-PT-5B-LTLCardinality-13
[[35mlola[0m][I] time limit : 191 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type FNDP) for 47 NoC3x3-PT-5B-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EQUN) for 47 NoC3x3-PT-5B-LTLCardinality-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 10 NoC3x3-PT-5B-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 58 (type FNDP) for NoC3x3-PT-5B-LTLCardinality-13 (obsolete)
[[35mlola[0m][W] CANCELED task # 59 (type EQUN) for NoC3x3-PT-5B-LTLCardinality-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 NoC3x3-PT-5B-LTLCardinality-05
[[35mlola[0m][I] time limit : 205 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 0 NoC3x3-PT-5B-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 0 NoC3x3-PT-5B-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 NoC3x3-PT-5B-LTLCardinality-00
[[35mlola[0m][I] time limit : 221 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 66 (type FNDP) for NoC3x3-PT-5B-LTLCardinality-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for NoC3x3-PT-5B-LTLCardinality-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 10 NoC3x3-PT-5B-LTLCardinality-02
[[35mlola[0m][I] time limit : 261 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type FNDP) for NoC3x3-PT-5B-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for NoC3x3-PT-5B-LTLCardinality-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 NoC3x3-PT-5B-LTLCardinality-11
[[35mlola[0m][I] time limit : 287 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 NoC3x3-PT-5B-LTLCardinality-14
[[35mlola[0m][I] time limit : 319 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 NoC3x3-PT-5B-LTLCardinality-04
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 NoC3x3-PT-5B-LTLCardinality-08
[[35mlola[0m][I] time limit : 411 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 48
[[35mlola[0m][I] fired transitions : 48
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 NoC3x3-PT-5B-LTLCardinality-07
[[35mlola[0m][I] time limit : 479 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for NoC3x3-PT-5B-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for NoC3x3-PT-5B-LTLCardinality-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 59 (type EQUN) for NoC3x3-PT-5B-LTLCardinality-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for NoC3x3-PT-5B-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 4/479 1/2000 NoC3x3-PT-5B-LTLCardinality-07 143336 m, 28667 m/sec, 305698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 9/479 3/2000 NoC3x3-PT-5B-LTLCardinality-07 348827 m, 41098 m/sec, 804556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 14/479 4/2000 NoC3x3-PT-5B-LTLCardinality-07 557378 m, 41710 m/sec, 1288066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 19/479 6/2000 NoC3x3-PT-5B-LTLCardinality-07 756834 m, 39891 m/sec, 1767938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 24/479 7/2000 NoC3x3-PT-5B-LTLCardinality-07 953278 m, 39288 m/sec, 2256222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 29/479 8/2000 NoC3x3-PT-5B-LTLCardinality-07 1144767 m, 38297 m/sec, 2742474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 34/479 9/2000 NoC3x3-PT-5B-LTLCardinality-07 1335514 m, 38149 m/sec, 3248357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 39/479 11/2000 NoC3x3-PT-5B-LTLCardinality-07 1528339 m, 38565 m/sec, 3776872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 44/479 12/2000 NoC3x3-PT-5B-LTLCardinality-07 1719885 m, 38309 m/sec, 4310891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 49/479 13/2000 NoC3x3-PT-5B-LTLCardinality-07 1921249 m, 40272 m/sec, 4898714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 54/479 15/2000 NoC3x3-PT-5B-LTLCardinality-07 2168317 m, 49413 m/sec, 5659141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 59/479 16/2000 NoC3x3-PT-5B-LTLCardinality-07 2379128 m, 42162 m/sec, 6151018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 64/479 18/2000 NoC3x3-PT-5B-LTLCardinality-07 2592977 m, 42769 m/sec, 6666288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 69/479 19/2000 NoC3x3-PT-5B-LTLCardinality-07 2807530 m, 42910 m/sec, 7153794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 74/479 20/2000 NoC3x3-PT-5B-LTLCardinality-07 3010900 m, 40674 m/sec, 7628628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 79/479 22/2000 NoC3x3-PT-5B-LTLCardinality-07 3207590 m, 39338 m/sec, 8117333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 84/479 23/2000 NoC3x3-PT-5B-LTLCardinality-07 3400444 m, 38570 m/sec, 8600567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 89/479 24/2000 NoC3x3-PT-5B-LTLCardinality-07 3590864 m, 38084 m/sec, 9096398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 94/479 25/2000 NoC3x3-PT-5B-LTLCardinality-07 3782557 m, 38338 m/sec, 9615648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 99/479 27/2000 NoC3x3-PT-5B-LTLCardinality-07 3971258 m, 37740 m/sec, 10139787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 104/479 28/2000 NoC3x3-PT-5B-LTLCardinality-07 4157115 m, 37171 m/sec, 10667496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 109/479 29/2000 NoC3x3-PT-5B-LTLCardinality-07 4384048 m, 45386 m/sec, 11358580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 114/479 31/2000 NoC3x3-PT-5B-LTLCardinality-07 4604278 m, 44046 m/sec, 11987851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 119/479 32/2000 NoC3x3-PT-5B-LTLCardinality-07 4799081 m, 38960 m/sec, 12533083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 124/479 33/2000 NoC3x3-PT-5B-LTLCardinality-07 4997846 m, 39753 m/sec, 13061787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 129/479 35/2000 NoC3x3-PT-5B-LTLCardinality-07 5200570 m, 40544 m/sec, 13596458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 134/479 36/2000 NoC3x3-PT-5B-LTLCardinality-07 5412375 m, 42361 m/sec, 14117661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 139/479 37/2000 NoC3x3-PT-5B-LTLCardinality-07 5633631 m, 44251 m/sec, 14691035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 144/479 39/2000 NoC3x3-PT-5B-LTLCardinality-07 5857869 m, 44847 m/sec, 15276445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 149/479 40/2000 NoC3x3-PT-5B-LTLCardinality-07 6074934 m, 43413 m/sec, 15852294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 154/479 42/2000 NoC3x3-PT-5B-LTLCardinality-07 6286301 m, 42273 m/sec, 16421226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 159/479 43/2000 NoC3x3-PT-5B-LTLCardinality-07 6496823 m, 42104 m/sec, 17000397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 164/479 45/2000 NoC3x3-PT-5B-LTLCardinality-07 6706499 m, 41935 m/sec, 17588721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 169/479 46/2000 NoC3x3-PT-5B-LTLCardinality-07 6919091 m, 42518 m/sec, 18199717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 174/479 47/2000 NoC3x3-PT-5B-LTLCardinality-07 7133815 m, 42944 m/sec, 18821364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 179/479 49/2000 NoC3x3-PT-5B-LTLCardinality-07 7350154 m, 43267 m/sec, 19466406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 184/479 50/2000 NoC3x3-PT-5B-LTLCardinality-07 7598914 m, 49752 m/sec, 20223320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 189/479 52/2000 NoC3x3-PT-5B-LTLCardinality-07 7841854 m, 48588 m/sec, 20894586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 194/479 53/2000 NoC3x3-PT-5B-LTLCardinality-07 8048518 m, 41332 m/sec, 21397821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 199/479 55/2000 NoC3x3-PT-5B-LTLCardinality-07 8255018 m, 41300 m/sec, 21908805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 204/479 56/2000 NoC3x3-PT-5B-LTLCardinality-07 8454800 m, 39956 m/sec, 22391184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 209/479 57/2000 NoC3x3-PT-5B-LTLCardinality-07 8667347 m, 42509 m/sec, 22881979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 214/479 59/2000 NoC3x3-PT-5B-LTLCardinality-07 8872808 m, 41092 m/sec, 23365425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 219/479 60/2000 NoC3x3-PT-5B-LTLCardinality-07 9082216 m, 41881 m/sec, 23859330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 224/479 61/2000 NoC3x3-PT-5B-LTLCardinality-07 9290277 m, 41612 m/sec, 24343875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 229/479 63/2000 NoC3x3-PT-5B-LTLCardinality-07 9488627 m, 39670 m/sec, 24803582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 234/479 64/2000 NoC3x3-PT-5B-LTLCardinality-07 9694876 m, 41249 m/sec, 25268733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 239/479 65/2000 NoC3x3-PT-5B-LTLCardinality-07 9899731 m, 40971 m/sec, 25751859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 244/479 67/2000 NoC3x3-PT-5B-LTLCardinality-07 10102795 m, 40612 m/sec, 26223029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 249/479 68/2000 NoC3x3-PT-5B-LTLCardinality-07 10303698 m, 40180 m/sec, 26719748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 254/479 69/2000 NoC3x3-PT-5B-LTLCardinality-07 10511726 m, 41605 m/sec, 27194980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 259/479 71/2000 NoC3x3-PT-5B-LTLCardinality-07 10720775 m, 41809 m/sec, 27728677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 264/479 72/2000 NoC3x3-PT-5B-LTLCardinality-07 10950863 m, 46017 m/sec, 28361165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 269/479 74/2000 NoC3x3-PT-5B-LTLCardinality-07 11188568 m, 47541 m/sec, 29021274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 274/479 75/2000 NoC3x3-PT-5B-LTLCardinality-07 11427622 m, 47810 m/sec, 29713985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 279/479 77/2000 NoC3x3-PT-5B-LTLCardinality-07 11667244 m, 47924 m/sec, 30390445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 284/479 78/2000 NoC3x3-PT-5B-LTLCardinality-07 11884020 m, 43355 m/sec, 30936677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 289/479 80/2000 NoC3x3-PT-5B-LTLCardinality-07 12109559 m, 45107 m/sec, 31564660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 294/479 81/2000 NoC3x3-PT-5B-LTLCardinality-07 12328224 m, 43733 m/sec, 32119018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 299/479 83/2000 NoC3x3-PT-5B-LTLCardinality-07 12551423 m, 44639 m/sec, 32679473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 304/479 84/2000 NoC3x3-PT-5B-LTLCardinality-07 12765486 m, 42812 m/sec, 33228800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 309/479 86/2000 NoC3x3-PT-5B-LTLCardinality-07 12990099 m, 44922 m/sec, 33813125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 314/479 87/2000 NoC3x3-PT-5B-LTLCardinality-07 13197721 m, 41524 m/sec, 34368009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 319/479 89/2000 NoC3x3-PT-5B-LTLCardinality-07 13425791 m, 45614 m/sec, 34974564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 324/479 90/2000 NoC3x3-PT-5B-LTLCardinality-07 13634927 m, 41827 m/sec, 35530526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 329/479 91/2000 NoC3x3-PT-5B-LTLCardinality-07 13839232 m, 40861 m/sec, 36090889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 334/479 93/2000 NoC3x3-PT-5B-LTLCardinality-07 14066068 m, 45367 m/sec, 36737892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 339/479 94/2000 NoC3x3-PT-5B-LTLCardinality-07 14272741 m, 41334 m/sec, 37234955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 344/479 96/2000 NoC3x3-PT-5B-LTLCardinality-07 14485280 m, 42507 m/sec, 37795453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 349/479 97/2000 NoC3x3-PT-5B-LTLCardinality-07 14696286 m, 42201 m/sec, 38351486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 354/479 99/2000 NoC3x3-PT-5B-LTLCardinality-07 14909833 m, 42709 m/sec, 38918317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 359/479 100/2000 NoC3x3-PT-5B-LTLCardinality-07 15122049 m, 42443 m/sec, 39490576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 364/479 101/2000 NoC3x3-PT-5B-LTLCardinality-07 15326734 m, 40937 m/sec, 40042255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 369/479 103/2000 NoC3x3-PT-5B-LTLCardinality-07 15532063 m, 41065 m/sec, 40600636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 374/479 104/2000 NoC3x3-PT-5B-LTLCardinality-07 15744775 m, 42542 m/sec, 41195880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 379/479 105/2000 NoC3x3-PT-5B-LTLCardinality-07 15952293 m, 41503 m/sec, 41774694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 384/479 107/2000 NoC3x3-PT-5B-LTLCardinality-07 16169607 m, 43462 m/sec, 42379135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 389/479 108/2000 NoC3x3-PT-5B-LTLCardinality-07 16378574 m, 41793 m/sec, 42944948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 394/479 110/2000 NoC3x3-PT-5B-LTLCardinality-07 16584156 m, 41116 m/sec, 43493346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 399/479 111/2000 NoC3x3-PT-5B-LTLCardinality-07 16791419 m, 41452 m/sec, 44057010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 404/479 112/2000 NoC3x3-PT-5B-LTLCardinality-07 17001630 m, 42042 m/sec, 44643720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 409/479 114/2000 NoC3x3-PT-5B-LTLCardinality-07 17207465 m, 41167 m/sec, 45223142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 414/479 115/2000 NoC3x3-PT-5B-LTLCardinality-07 17411779 m, 40862 m/sec, 45790928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 419/479 116/2000 NoC3x3-PT-5B-LTLCardinality-07 17611546 m, 39953 m/sec, 46350841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 424/479 118/2000 NoC3x3-PT-5B-LTLCardinality-07 17824841 m, 42659 m/sec, 46956749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 429/479 119/2000 NoC3x3-PT-5B-LTLCardinality-07 18031747 m, 41381 m/sec, 47543902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 434/479 121/2000 NoC3x3-PT-5B-LTLCardinality-07 18237305 m, 41111 m/sec, 48109112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 439/479 122/2000 NoC3x3-PT-5B-LTLCardinality-07 18439932 m, 40525 m/sec, 48675486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 444/479 123/2000 NoC3x3-PT-5B-LTLCardinality-07 18660501 m, 44113 m/sec, 49306387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 449/479 125/2000 NoC3x3-PT-5B-LTLCardinality-07 18858722 m, 39644 m/sec, 49865194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 454/479 126/2000 NoC3x3-PT-5B-LTLCardinality-07 19067087 m, 41673 m/sec, 50451687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 459/479 127/2000 NoC3x3-PT-5B-LTLCardinality-07 19267153 m, 40013 m/sec, 51019149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 464/479 129/2000 NoC3x3-PT-5B-LTLCardinality-07 19462434 m, 39056 m/sec, 51574437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 469/479 130/2000 NoC3x3-PT-5B-LTLCardinality-07 19664153 m, 40343 m/sec, 52130081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 474/479 131/2000 NoC3x3-PT-5B-LTLCardinality-07 19868240 m, 40817 m/sec, 52704551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 479/479 133/2000 NoC3x3-PT-5B-LTLCardinality-07 20066923 m, 39736 m/sec, 53258205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 26 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 NoC3x3-PT-5B-LTLCardinality-09
[[35mlola[0m][I] time limit : 478 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 NoC3x3-PT-5B-LTLCardinality-07
[[35mlola[0m][I] time limit : 2394 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1003
[[35mlola[0m][I] fired transitions : 1303
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 5/478 2/5 NoC3x3-PT-5B-LTLCardinality-07 202565 m, -3972871 m/sec, 447987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 10/478 3/5 NoC3x3-PT-5B-LTLCardinality-07 410507 m, 41588 m/sec, 957411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 15/478 5/5 NoC3x3-PT-5B-LTLCardinality-07 614743 m, 40847 m/sec, 1421717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 26 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 NoC3x3-PT-5B-LTLCardinality-03
[[35mlola[0m][I] time limit : 593 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 NoC3x3-PT-5B-LTLCardinality-01
[[35mlola[0m][I] time limit : 791 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 40 NoC3x3-PT-5B-LTLCardinality-12
[[35mlola[0m][I] time limit : 1187 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 5/1187 2/2000 NoC3x3-PT-5B-LTLCardinality-12 204514 m, 40902 m/sec, 350850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 10/1187 4/2000 NoC3x3-PT-5B-LTLCardinality-12 431277 m, 45352 m/sec, 800068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 15/1187 6/2000 NoC3x3-PT-5B-LTLCardinality-12 660321 m, 45808 m/sec, 1250019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 20/1187 8/2000 NoC3x3-PT-5B-LTLCardinality-12 904343 m, 48804 m/sec, 1728031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 25/1187 9/2000 NoC3x3-PT-5B-LTLCardinality-12 1147554 m, 48642 m/sec, 2205144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 30/1187 11/2000 NoC3x3-PT-5B-LTLCardinality-12 1382070 m, 46903 m/sec, 2665052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 35/1187 13/2000 NoC3x3-PT-5B-LTLCardinality-12 1625416 m, 48669 m/sec, 3159347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 40/1187 15/2000 NoC3x3-PT-5B-LTLCardinality-12 1852627 m, 45442 m/sec, 3621178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 45/1187 17/2000 NoC3x3-PT-5B-LTLCardinality-12 2108689 m, 51212 m/sec, 4153613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 50/1187 18/2000 NoC3x3-PT-5B-LTLCardinality-12 2340348 m, 46331 m/sec, 4631356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 55/1187 20/2000 NoC3x3-PT-5B-LTLCardinality-12 2585299 m, 48990 m/sec, 5138652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 60/1187 22/2000 NoC3x3-PT-5B-LTLCardinality-12 2825623 m, 48064 m/sec, 5635294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 65/1187 24/2000 NoC3x3-PT-5B-LTLCardinality-12 3076393 m, 50154 m/sec, 6161431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 70/1187 26/2000 NoC3x3-PT-5B-LTLCardinality-12 3305179 m, 45757 m/sec, 6628521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 75/1187 27/2000 NoC3x3-PT-5B-LTLCardinality-12 3551489 m, 49262 m/sec, 7135851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 80/1187 29/2000 NoC3x3-PT-5B-LTLCardinality-12 3789310 m, 47564 m/sec, 7606694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 85/1187 31/2000 NoC3x3-PT-5B-LTLCardinality-12 4007124 m, 43562 m/sec, 8032294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 90/1187 33/2000 NoC3x3-PT-5B-LTLCardinality-12 4230251 m, 44625 m/sec, 8465803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 95/1187 34/2000 NoC3x3-PT-5B-LTLCardinality-12 4455827 m, 45115 m/sec, 8929130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 100/1187 36/2000 NoC3x3-PT-5B-LTLCardinality-12 4685997 m, 46034 m/sec, 9390645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 105/1187 38/2000 NoC3x3-PT-5B-LTLCardinality-12 4916550 m, 46110 m/sec, 9869970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 110/1187 40/2000 NoC3x3-PT-5B-LTLCardinality-12 5144982 m, 45686 m/sec, 10322543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 115/1187 41/2000 NoC3x3-PT-5B-LTLCardinality-12 5370376 m, 45078 m/sec, 10786926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 120/1187 43/2000 NoC3x3-PT-5B-LTLCardinality-12 5598364 m, 45597 m/sec, 11243428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 125/1187 45/2000 NoC3x3-PT-5B-LTLCardinality-12 5829483 m, 46223 m/sec, 11722597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 130/1187 47/2000 NoC3x3-PT-5B-LTLCardinality-12 6031173 m, 40338 m/sec, 12080562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 135/1187 48/2000 NoC3x3-PT-5B-LTLCardinality-12 6277627 m, 49290 m/sec, 12565202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 140/1187 50/2000 NoC3x3-PT-5B-LTLCardinality-12 6523421 m, 49158 m/sec, 13063005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 145/1187 52/2000 NoC3x3-PT-5B-LTLCardinality-12 6771674 m, 49650 m/sec, 13544521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 150/1187 54/2000 NoC3x3-PT-5B-LTLCardinality-12 7017150 m, 49095 m/sec, 14044771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 155/1187 56/2000 NoC3x3-PT-5B-LTLCardinality-12 7262622 m, 49094 m/sec, 14522759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 160/1187 58/2000 NoC3x3-PT-5B-LTLCardinality-12 7507056 m, 48886 m/sec, 15000830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 165/1187 60/2000 NoC3x3-PT-5B-LTLCardinality-12 7751111 m, 48811 m/sec, 15498752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 170/1187 61/2000 NoC3x3-PT-5B-LTLCardinality-12 7996401 m, 49058 m/sec, 15974975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 175/1187 63/2000 NoC3x3-PT-5B-LTLCardinality-12 8241931 m, 49106 m/sec, 16473580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 180/1187 65/2000 NoC3x3-PT-5B-LTLCardinality-12 8456314 m, 42876 m/sec, 16867170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 185/1187 67/2000 NoC3x3-PT-5B-LTLCardinality-12 8682036 m, 45144 m/sec, 17318933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 190/1187 68/2000 NoC3x3-PT-5B-LTLCardinality-12 8902200 m, 44032 m/sec, 17746064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 195/1187 70/2000 NoC3x3-PT-5B-LTLCardinality-12 9129715 m, 45503 m/sec, 18198829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 200/1187 72/2000 NoC3x3-PT-5B-LTLCardinality-12 9374193 m, 48895 m/sec, 18671082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 205/1187 74/2000 NoC3x3-PT-5B-LTLCardinality-12 9611965 m, 47554 m/sec, 19131100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 210/1187 76/2000 NoC3x3-PT-5B-LTLCardinality-12 9846542 m, 46915 m/sec, 19588100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 215/1187 78/2000 NoC3x3-PT-5B-LTLCardinality-12 10095143 m, 49720 m/sec, 20090143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 220/1187 80/2000 NoC3x3-PT-5B-LTLCardinality-12 10344597 m, 49890 m/sec, 20611757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 225/1187 82/2000 NoC3x3-PT-5B-LTLCardinality-12 10591269 m, 49334 m/sec, 21093354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 230/1187 84/2000 NoC3x3-PT-5B-LTLCardinality-12 10829919 m, 47730 m/sec, 21570225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 235/1187 86/2000 NoC3x3-PT-5B-LTLCardinality-12 11068348 m, 47685 m/sec, 22027970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 240/1187 88/2000 NoC3x3-PT-5B-LTLCardinality-12 11312978 m, 48926 m/sec, 22516231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 245/1187 90/2000 NoC3x3-PT-5B-LTLCardinality-12 11549503 m, 47305 m/sec, 22972314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 250/1187 92/2000 NoC3x3-PT-5B-LTLCardinality-12 11789036 m, 47906 m/sec, 23443210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 255/1187 94/2000 NoC3x3-PT-5B-LTLCardinality-12 12033337 m, 48860 m/sec, 23930224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 260/1187 96/2000 NoC3x3-PT-5B-LTLCardinality-12 12280871 m, 49506 m/sec, 24425480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 265/1187 98/2000 NoC3x3-PT-5B-LTLCardinality-12 12530185 m, 49862 m/sec, 24917623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 270/1187 100/2000 NoC3x3-PT-5B-LTLCardinality-12 12778234 m, 49609 m/sec, 25428520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 275/1187 102/2000 NoC3x3-PT-5B-LTLCardinality-12 13026382 m, 49629 m/sec, 25946461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 280/1187 105/2000 NoC3x3-PT-5B-LTLCardinality-12 13278635 m, 50450 m/sec, 26462473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 285/1187 107/2000 NoC3x3-PT-5B-LTLCardinality-12 13544454 m, 53163 m/sec, 27025747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 290/1187 109/2000 NoC3x3-PT-5B-LTLCardinality-12 13796128 m, 50334 m/sec, 27562062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 295/1187 111/2000 NoC3x3-PT-5B-LTLCardinality-12 14057399 m, 52254 m/sec, 28116036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 300/1187 113/2000 NoC3x3-PT-5B-LTLCardinality-12 14317769 m, 52074 m/sec, 28646361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 305/1187 115/2000 NoC3x3-PT-5B-LTLCardinality-12 14576551 m, 51756 m/sec, 29194847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 310/1187 117/2000 NoC3x3-PT-5B-LTLCardinality-12 14841252 m, 52940 m/sec, 29767722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 315/1187 119/2000 NoC3x3-PT-5B-LTLCardinality-12 15117205 m, 55190 m/sec, 30327588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 320/1187 121/2000 NoC3x3-PT-5B-LTLCardinality-12 15383047 m, 53168 m/sec, 30876225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 325/1187 123/2000 NoC3x3-PT-5B-LTLCardinality-12 15649141 m, 53218 m/sec, 31419405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 330/1187 125/2000 NoC3x3-PT-5B-LTLCardinality-12 15908431 m, 51858 m/sec, 31954321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 335/1187 127/2000 NoC3x3-PT-5B-LTLCardinality-12 16155226 m, 49359 m/sec, 32509536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 340/1187 129/2000 NoC3x3-PT-5B-LTLCardinality-12 16380690 m, 45092 m/sec, 33047756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 345/1187 131/2000 NoC3x3-PT-5B-LTLCardinality-12 16607317 m, 45325 m/sec, 33498383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 350/1187 133/2000 NoC3x3-PT-5B-LTLCardinality-12 16845523 m, 47641 m/sec, 33982634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 355/1187 135/2000 NoC3x3-PT-5B-LTLCardinality-12 17100658 m, 51027 m/sec, 34495915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 360/1187 137/2000 NoC3x3-PT-5B-LTLCardinality-12 17354801 m, 50828 m/sec, 35022471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 365/1187 139/2000 NoC3x3-PT-5B-LTLCardinality-12 17605295 m, 50098 m/sec, 35557149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 370/1187 141/2000 NoC3x3-PT-5B-LTLCardinality-12 17832681 m, 45477 m/sec, 35988459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 375/1187 143/2000 NoC3x3-PT-5B-LTLCardinality-12 18067212 m, 46906 m/sec, 36421754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 380/1187 145/2000 NoC3x3-PT-5B-LTLCardinality-12 18289287 m, 44415 m/sec, 36836003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 385/1187 147/2000 NoC3x3-PT-5B-LTLCardinality-12 18519948 m, 46132 m/sec, 37282627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 390/1187 149/2000 NoC3x3-PT-5B-LTLCardinality-12 18751211 m, 46252 m/sec, 37714200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 395/1187 151/2000 NoC3x3-PT-5B-LTLCardinality-12 18989020 m, 47561 m/sec, 38168809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 400/1187 153/2000 NoC3x3-PT-5B-LTLCardinality-12 19231447 m, 48485 m/sec, 38648661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 405/1187 155/2000 NoC3x3-PT-5B-LTLCardinality-12 19468529 m, 47416 m/sec, 39127008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 410/1187 157/2000 NoC3x3-PT-5B-LTLCardinality-12 19711898 m, 48673 m/sec, 39631913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 415/1187 159/2000 NoC3x3-PT-5B-LTLCardinality-12 19951645 m, 47949 m/sec, 40112774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 420/1187 161/2000 NoC3x3-PT-5B-LTLCardinality-12 20201221 m, 49915 m/sec, 40605487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 425/1187 163/2000 NoC3x3-PT-5B-LTLCardinality-12 20447662 m, 49288 m/sec, 41124817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 430/1187 165/2000 NoC3x3-PT-5B-LTLCardinality-12 20693717 m, 49211 m/sec, 41636410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 435/1187 167/2000 NoC3x3-PT-5B-LTLCardinality-12 20944861 m, 50228 m/sec, 42153717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 440/1187 169/2000 NoC3x3-PT-5B-LTLCardinality-12 21193415 m, 49710 m/sec, 42691906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 445/1187 171/2000 NoC3x3-PT-5B-LTLCardinality-12 21443182 m, 49953 m/sec, 43221847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 450/1187 173/2000 NoC3x3-PT-5B-LTLCardinality-12 21691684 m, 49700 m/sec, 43746766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 455/1187 175/2000 NoC3x3-PT-5B-LTLCardinality-12 21944905 m, 50644 m/sec, 44294786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 460/1187 177/2000 NoC3x3-PT-5B-LTLCardinality-12 22202661 m, 51551 m/sec, 44860143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 465/1187 179/2000 NoC3x3-PT-5B-LTLCardinality-12 22463998 m, 52267 m/sec, 45427295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 470/1187 181/2000 NoC3x3-PT-5B-LTLCardinality-12 22717217 m, 50643 m/sec, 45976317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 475/1187 184/2000 NoC3x3-PT-5B-LTLCardinality-12 22980601 m, 52676 m/sec, 46570014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 480/1187 186/2000 NoC3x3-PT-5B-LTLCardinality-12 23235001 m, 50880 m/sec, 47125519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 485/1187 188/2000 NoC3x3-PT-5B-LTLCardinality-12 23498922 m, 52784 m/sec, 47697444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 490/1187 190/2000 NoC3x3-PT-5B-LTLCardinality-12 23760256 m, 52266 m/sec, 48262068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 495/1187 192/2000 NoC3x3-PT-5B-LTLCardinality-12 24018966 m, 51742 m/sec, 48826662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 500/1187 194/2000 NoC3x3-PT-5B-LTLCardinality-12 24280118 m, 52230 m/sec, 49389795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 505/1187 196/2000 NoC3x3-PT-5B-LTLCardinality-12 24547452 m, 53466 m/sec, 49974032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 510/1187 198/2000 NoC3x3-PT-5B-LTLCardinality-12 24805382 m, 51586 m/sec, 50541304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 515/1187 200/2000 NoC3x3-PT-5B-LTLCardinality-12 25064658 m, 51855 m/sec, 51104182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 520/1187 202/2000 NoC3x3-PT-5B-LTLCardinality-12 25329047 m, 52877 m/sec, 51699266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 525/1187 204/2000 NoC3x3-PT-5B-LTLCardinality-12 25601277 m, 54446 m/sec, 52300688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 530/1187 206/2000 NoC3x3-PT-5B-LTLCardinality-12 25874344 m, 54613 m/sec, 52872342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 535/1187 208/2000 NoC3x3-PT-5B-LTLCardinality-12 26138225 m, 52776 m/sec, 53438543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 540/1187 210/2000 NoC3x3-PT-5B-LTLCardinality-12 26396976 m, 51750 m/sec, 54039417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 545/1187 212/2000 NoC3x3-PT-5B-LTLCardinality-12 26655178 m, 51640 m/sec, 54625668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 550/1187 214/2000 NoC3x3-PT-5B-LTLCardinality-12 26910928 m, 51150 m/sec, 55208017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 555/1187 216/2000 NoC3x3-PT-5B-LTLCardinality-12 27160480 m, 49910 m/sec, 55790145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 560/1187 218/2000 NoC3x3-PT-5B-LTLCardinality-12 27408648 m, 49633 m/sec, 56418689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 565/1187 219/2000 NoC3x3-PT-5B-LTLCardinality-12 27654386 m, 49147 m/sec, 57097782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 570/1187 221/2000 NoC3x3-PT-5B-LTLCardinality-12 27883144 m, 45751 m/sec, 57712585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 575/1187 223/2000 NoC3x3-PT-5B-LTLCardinality-12 28121864 m, 47744 m/sec, 58203407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 580/1187 226/2000 NoC3x3-PT-5B-LTLCardinality-12 28366716 m, 48970 m/sec, 58709892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 585/1187 228/2000 NoC3x3-PT-5B-LTLCardinality-12 28612604 m, 49177 m/sec, 59198720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 590/1187 230/2000 NoC3x3-PT-5B-LTLCardinality-12 28865282 m, 50535 m/sec, 59708546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 595/1187 232/2000 NoC3x3-PT-5B-LTLCardinality-12 29127548 m, 52453 m/sec, 60232992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 600/1187 234/2000 NoC3x3-PT-5B-LTLCardinality-12 29398109 m, 54112 m/sec, 60795831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 605/1187 236/2000 NoC3x3-PT-5B-LTLCardinality-12 29659346 m, 52247 m/sec, 61329364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 610/1187 238/2000 NoC3x3-PT-5B-LTLCardinality-12 29938514 m, 55833 m/sec, 61917435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 615/1187 241/2000 NoC3x3-PT-5B-LTLCardinality-12 30183719 m, 49041 m/sec, 62424891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 620/1187 243/2000 NoC3x3-PT-5B-LTLCardinality-12 30426950 m, 48646 m/sec, 62909756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 625/1187 245/2000 NoC3x3-PT-5B-LTLCardinality-12 30673467 m, 49303 m/sec, 63393627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 630/1187 247/2000 NoC3x3-PT-5B-LTLCardinality-12 30921543 m, 49615 m/sec, 63879752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 635/1187 249/2000 NoC3x3-PT-5B-LTLCardinality-12 31177927 m, 51276 m/sec, 64382636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 640/1187 251/2000 NoC3x3-PT-5B-LTLCardinality-12 31429101 m, 50234 m/sec, 64898283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 645/1187 253/2000 NoC3x3-PT-5B-LTLCardinality-12 31673227 m, 48825 m/sec, 65374845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 650/1187 255/2000 NoC3x3-PT-5B-LTLCardinality-12 31915673 m, 48489 m/sec, 65829827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 655/1187 258/2000 NoC3x3-PT-5B-LTLCardinality-12 32171630 m, 51191 m/sec, 66347915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 660/1187 260/2000 NoC3x3-PT-5B-LTLCardinality-12 32417097 m, 49093 m/sec, 66823163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 665/1187 261/2000 NoC3x3-PT-5B-LTLCardinality-12 32668598 m, 50300 m/sec, 67328988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 670/1187 264/2000 NoC3x3-PT-5B-LTLCardinality-12 32928721 m, 52024 m/sec, 67863142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 675/1187 266/2000 NoC3x3-PT-5B-LTLCardinality-12 33178774 m, 50010 m/sec, 68371184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 680/1187 268/2000 NoC3x3-PT-5B-LTLCardinality-12 33433584 m, 50962 m/sec, 68886401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 685/1187 270/2000 NoC3x3-PT-5B-LTLCardinality-12 33682296 m, 49742 m/sec, 69374707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 690/1187 272/2000 NoC3x3-PT-5B-LTLCardinality-12 33926593 m, 48859 m/sec, 69857321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 695/1187 274/2000 NoC3x3-PT-5B-LTLCardinality-12 34171367 m, 48954 m/sec, 70361728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 700/1187 276/2000 NoC3x3-PT-5B-LTLCardinality-12 34431680 m, 52062 m/sec, 70904013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 705/1187 278/2000 NoC3x3-PT-5B-LTLCardinality-12 34685342 m, 50732 m/sec, 71425803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 710/1187 280/2000 NoC3x3-PT-5B-LTLCardinality-12 34938176 m, 50566 m/sec, 71921916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 715/1187 282/2000 NoC3x3-PT-5B-LTLCardinality-12 35195415 m, 51447 m/sec, 72434302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 720/1187 284/2000 NoC3x3-PT-5B-LTLCardinality-12 35448444 m, 50605 m/sec, 72945949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 725/1187 286/2000 NoC3x3-PT-5B-LTLCardinality-12 35702803 m, 50871 m/sec, 73469825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 730/1187 288/2000 NoC3x3-PT-5B-LTLCardinality-12 35959933 m, 51426 m/sec, 74006669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 735/1187 291/2000 NoC3x3-PT-5B-LTLCardinality-12 36215714 m, 51156 m/sec, 74535906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 740/1187 293/2000 NoC3x3-PT-5B-LTLCardinality-12 36462052 m, 49267 m/sec, 75045405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 745/1187 295/2000 NoC3x3-PT-5B-LTLCardinality-12 36727464 m, 53082 m/sec, 75618954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 750/1187 297/2000 NoC3x3-PT-5B-LTLCardinality-12 36984680 m, 51443 m/sec, 76160674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 755/1187 299/2000 NoC3x3-PT-5B-LTLCardinality-12 37239790 m, 51022 m/sec, 76681229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 760/1187 301/2000 NoC3x3-PT-5B-LTLCardinality-12 37496571 m, 51356 m/sec, 77224796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 765/1187 303/2000 NoC3x3-PT-5B-LTLCardinality-12 37759408 m, 52567 m/sec, 77801753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 770/1187 305/2000 NoC3x3-PT-5B-LTLCardinality-12 38020782 m, 52274 m/sec, 78360466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 775/1187 307/2000 NoC3x3-PT-5B-LTLCardinality-12 38282486 m, 52340 m/sec, 78922904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 780/1187 309/2000 NoC3x3-PT-5B-LTLCardinality-12 38536267 m, 50756 m/sec, 79450040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 785/1187 311/2000 NoC3x3-PT-5B-LTLCardinality-12 38801097 m, 52966 m/sec, 80024824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 790/1187 314/2000 NoC3x3-PT-5B-LTLCardinality-12 39069179 m, 53616 m/sec, 80603315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 795/1187 316/2000 NoC3x3-PT-5B-LTLCardinality-12 39334756 m, 53115 m/sec, 81188564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2021 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 800/1187 318/2000 NoC3x3-PT-5B-LTLCardinality-12 39603738 m, 53796 m/sec, 81776002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2026 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 805/1187 320/2000 NoC3x3-PT-5B-LTLCardinality-12 39875189 m, 54290 m/sec, 82361961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2031 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 810/1187 322/2000 NoC3x3-PT-5B-LTLCardinality-12 40147512 m, 54464 m/sec, 82972330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2036 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 815/1187 324/2000 NoC3x3-PT-5B-LTLCardinality-12 40421871 m, 54871 m/sec, 83562292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2041 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 820/1187 327/2000 NoC3x3-PT-5B-LTLCardinality-12 40698134 m, 55252 m/sec, 84191261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2046 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 825/1187 329/2000 NoC3x3-PT-5B-LTLCardinality-12 40966962 m, 53765 m/sec, 84785127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2051 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 830/1187 331/2000 NoC3x3-PT-5B-LTLCardinality-12 41237495 m, 54106 m/sec, 85351643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2056 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 835/1187 333/2000 NoC3x3-PT-5B-LTLCardinality-12 41506459 m, 53792 m/sec, 85953120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2061 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 840/1187 335/2000 NoC3x3-PT-5B-LTLCardinality-12 41773354 m, 53379 m/sec, 86527077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2066 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 845/1187 337/2000 NoC3x3-PT-5B-LTLCardinality-12 42051348 m, 55598 m/sec, 87132246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2071 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 850/1187 339/2000 NoC3x3-PT-5B-LTLCardinality-12 42323764 m, 54483 m/sec, 87722365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2076 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 855/1187 341/2000 NoC3x3-PT-5B-LTLCardinality-12 42581906 m, 51628 m/sec, 88280480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2081 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 860/1187 343/2000 NoC3x3-PT-5B-LTLCardinality-12 42850588 m, 53736 m/sec, 88880406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2086 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 865/1187 345/2000 NoC3x3-PT-5B-LTLCardinality-12 43124206 m, 54723 m/sec, 89485810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2091 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 870/1187 348/2000 NoC3x3-PT-5B-LTLCardinality-12 43403750 m, 55908 m/sec, 90099865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2096 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 875/1187 350/2000 NoC3x3-PT-5B-LTLCardinality-12 43679473 m, 55144 m/sec, 90698291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2101 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 880/1187 352/2000 NoC3x3-PT-5B-LTLCardinality-12 43950714 m, 54248 m/sec, 91264513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2106 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 885/1187 354/2000 NoC3x3-PT-5B-LTLCardinality-12 44219400 m, 53737 m/sec, 91866215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2111 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 890/1187 356/2000 NoC3x3-PT-5B-LTLCardinality-12 44478407 m, 51801 m/sec, 92444752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2116 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 895/1187 358/2000 NoC3x3-PT-5B-LTLCardinality-12 44741830 m, 52684 m/sec, 93043009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2121 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 900/1187 360/2000 NoC3x3-PT-5B-LTLCardinality-12 45013153 m, 54264 m/sec, 93652791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2126 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 905/1187 362/2000 NoC3x3-PT-5B-LTLCardinality-12 45262408 m, 49851 m/sec, 94223326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2131 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 910/1187 364/2000 NoC3x3-PT-5B-LTLCardinality-12 45522049 m, 51928 m/sec, 94855291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2136 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 915/1187 365/2000 NoC3x3-PT-5B-LTLCardinality-12 45775564 m, 50703 m/sec, 95520365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2141 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 920/1187 367/2000 NoC3x3-PT-5B-LTLCardinality-12 46016367 m, 48160 m/sec, 96246431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2146 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 925/1187 369/2000 NoC3x3-PT-5B-LTLCardinality-12 46267234 m, 50173 m/sec, 96759187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2151 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 930/1187 372/2000 NoC3x3-PT-5B-LTLCardinality-12 46527426 m, 52038 m/sec, 97328997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2156 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 935/1187 374/2000 NoC3x3-PT-5B-LTLCardinality-12 46784202 m, 51355 m/sec, 97855414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2161 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 940/1187 376/2000 NoC3x3-PT-5B-LTLCardinality-12 47057157 m, 54591 m/sec, 98421498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2166 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 945/1187 379/2000 NoC3x3-PT-5B-LTLCardinality-12 47335434 m, 55655 m/sec, 98988666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2171 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 950/1187 381/2000 NoC3x3-PT-5B-LTLCardinality-12 47590688 m, 51050 m/sec, 99487137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2176 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 955/1187 383/2000 NoC3x3-PT-5B-LTLCardinality-12 47855295 m, 52921 m/sec, 100054341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2181 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 960/1187 385/2000 NoC3x3-PT-5B-LTLCardinality-12 48103523 m, 49645 m/sec, 100548079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2186 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 965/1187 387/2000 NoC3x3-PT-5B-LTLCardinality-12 48344398 m, 48175 m/sec, 101033866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2191 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 970/1187 389/2000 NoC3x3-PT-5B-LTLCardinality-12 48591040 m, 49328 m/sec, 101509743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2196 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 975/1187 391/2000 NoC3x3-PT-5B-LTLCardinality-12 48847698 m, 51331 m/sec, 102036380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2201 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 980/1187 393/2000 NoC3x3-PT-5B-LTLCardinality-12 49108405 m, 52141 m/sec, 102568171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2206 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 985/1187 395/2000 NoC3x3-PT-5B-LTLCardinality-12 49374241 m, 53167 m/sec, 103142921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2211 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 990/1187 398/2000 NoC3x3-PT-5B-LTLCardinality-12 49646740 m, 54499 m/sec, 103727926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2216 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 995/1187 400/2000 NoC3x3-PT-5B-LTLCardinality-12 49908390 m, 52330 m/sec, 104264078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2221 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1000/1187 402/2000 NoC3x3-PT-5B-LTLCardinality-12 50176127 m, 53547 m/sec, 104798121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2226 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1005/1187 404/2000 NoC3x3-PT-5B-LTLCardinality-12 50431183 m, 51011 m/sec, 105316662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2231 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1010/1187 406/2000 NoC3x3-PT-5B-LTLCardinality-12 50678095 m, 49382 m/sec, 105829926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2236 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1015/1187 408/2000 NoC3x3-PT-5B-LTLCardinality-12 50939722 m, 52325 m/sec, 106362027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2241 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1020/1187 411/2000 NoC3x3-PT-5B-LTLCardinality-12 51199066 m, 51868 m/sec, 106904299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2246 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1025/1187 413/2000 NoC3x3-PT-5B-LTLCardinality-12 51460230 m, 52232 m/sec, 107452992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2251 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1030/1187 415/2000 NoC3x3-PT-5B-LTLCardinality-12 51714385 m, 50831 m/sec, 107941809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2256 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1035/1187 417/2000 NoC3x3-PT-5B-LTLCardinality-12 51986253 m, 54373 m/sec, 108531384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2261 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1040/1187 419/2000 NoC3x3-PT-5B-LTLCardinality-12 52240059 m, 50761 m/sec, 109055950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2266 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1045/1187 421/2000 NoC3x3-PT-5B-LTLCardinality-12 52493816 m, 50751 m/sec, 109574224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2271 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1050/1187 423/2000 NoC3x3-PT-5B-LTLCardinality-12 52756482 m, 52533 m/sec, 110104911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2276 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1055/1187 425/2000 NoC3x3-PT-5B-LTLCardinality-12 53002123 m, 49128 m/sec, 110618733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2281 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1060/1187 427/2000 NoC3x3-PT-5B-LTLCardinality-12 53254732 m, 50521 m/sec, 111125493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2286 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1065/1187 430/2000 NoC3x3-PT-5B-LTLCardinality-12 53518787 m, 52811 m/sec, 111676555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2291 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1070/1187 432/2000 NoC3x3-PT-5B-LTLCardinality-12 53777035 m, 51649 m/sec, 112207257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2296 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1075/1187 434/2000 NoC3x3-PT-5B-LTLCardinality-12 54030432 m, 50679 m/sec, 112725056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2301 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1080/1187 436/2000 NoC3x3-PT-5B-LTLCardinality-12 54294555 m, 52824 m/sec, 113274306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2306 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1085/1187 438/2000 NoC3x3-PT-5B-LTLCardinality-12 54553996 m, 51888 m/sec, 113801055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2311 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1090/1187 440/2000 NoC3x3-PT-5B-LTLCardinality-12 54820367 m, 53274 m/sec, 114343896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2316 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1095/1187 442/2000 NoC3x3-PT-5B-LTLCardinality-12 55072056 m, 50337 m/sec, 114866488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2321 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1100/1187 444/2000 NoC3x3-PT-5B-LTLCardinality-12 55324627 m, 50514 m/sec, 115391810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2326 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1105/1187 446/2000 NoC3x3-PT-5B-LTLCardinality-12 55580389 m, 51152 m/sec, 115921576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2331 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1110/1187 449/2000 NoC3x3-PT-5B-LTLCardinality-12 55843447 m, 52611 m/sec, 116467950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2336 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1115/1187 451/2000 NoC3x3-PT-5B-LTLCardinality-12 56116575 m, 54625 m/sec, 117032481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2341 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1120/1187 453/2000 NoC3x3-PT-5B-LTLCardinality-12 56382292 m, 53143 m/sec, 117609421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2346 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1125/1187 455/2000 NoC3x3-PT-5B-LTLCardinality-12 56635836 m, 50708 m/sec, 118132037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2351 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1130/1187 457/2000 NoC3x3-PT-5B-LTLCardinality-12 56907704 m, 54373 m/sec, 118723739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2356 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1135/1187 459/2000 NoC3x3-PT-5B-LTLCardinality-12 57174543 m, 53367 m/sec, 119274470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2361 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1140/1187 462/2000 NoC3x3-PT-5B-LTLCardinality-12 57448336 m, 54758 m/sec, 119836689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2366 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1145/1187 464/2000 NoC3x3-PT-5B-LTLCardinality-12 57711716 m, 52676 m/sec, 120401850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2371 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1150/1187 466/2000 NoC3x3-PT-5B-LTLCardinality-12 57981551 m, 53967 m/sec, 120986880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2376 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1155/1187 468/2000 NoC3x3-PT-5B-LTLCardinality-12 58261589 m, 56007 m/sec, 121547610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2381 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1160/1187 470/2000 NoC3x3-PT-5B-LTLCardinality-12 58541838 m, 56049 m/sec, 122140464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2386 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1165/1187 472/2000 NoC3x3-PT-5B-LTLCardinality-12 58803236 m, 52279 m/sec, 122671185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2391 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1170/1187 474/2000 NoC3x3-PT-5B-LTLCardinality-12 59075920 m, 54536 m/sec, 123230304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2396 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1175/1187 476/2000 NoC3x3-PT-5B-LTLCardinality-12 59344229 m, 53661 m/sec, 123789025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2401 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1180/1187 478/2000 NoC3x3-PT-5B-LTLCardinality-12 59611921 m, 53538 m/sec, 124347632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2406 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1185/1187 480/2000 NoC3x3-PT-5B-LTLCardinality-12 59866729 m, 50961 m/sec, 124911674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2411 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 45 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2416 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 NoC3x3-PT-5B-LTLCardinality-10
[[35mlola[0m][I] time limit : 1184 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 40 NoC3x3-PT-5B-LTLCardinality-12
[[35mlola[0m][I] time limit : 1184 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 5/1184 2/5 NoC3x3-PT-5B-LTLCardinality-12 202309 m, -11932884 m/sec, 347489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2421 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 10/1184 4/5 NoC3x3-PT-5B-LTLCardinality-12 423605 m, 44259 m/sec, 784987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2426 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 45 (type EXCL) for NoC3x3-PT-5B-LTLCardinality-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2431 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2436 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2441 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2446 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2451 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2456 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2461 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2466 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2471 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2476 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2481 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2486 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2491 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2496 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2501 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2506 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2511 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2516 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2521 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2526 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2531 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2536 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2541 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2546 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2551 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2556 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2561 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2566 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2571 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2576 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2581 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2586 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2591 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2596 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2601 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2606 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2611 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2616 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2621 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2626 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2631 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2636 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2641 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2646 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2651 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2656 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2661 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2666 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2671 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2676 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2681 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2686 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2691 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2696 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2701 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2706 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2711 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2716 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2721 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2726 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2731 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2736 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2741 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2746 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2751 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2756 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2761 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2766 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2771 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2776 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2781 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2786 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2791 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2796 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2801 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2806 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2811 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2816 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2821 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2826 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2831 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2836 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2841 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2846 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2851 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2856 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2861 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2866 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2871 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2876 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2881 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-13: AG false state space[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] NoC3x3-PT-5B-LTLCardinality-12: CONJ 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2886 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mNoC3x3-PT-5B-LTLCardinality-02: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mNoC3x3-PT-5B-LTLCardinality-03: LTL true LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-5B"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is NoC3x3-PT-5B, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r247-tall-171654353800627"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-5B.tgz
mv NoC3x3-PT-5B execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;